VCBUP8168CCYG2

Manufacturer Part NumberVCBUP8168CCYG2
DescriptionDigital Signal Processors & Controllers - DSP, DSC DaVinci Digital Media Processor
ManufacturerTexas Instruments
SeriesTMS320DM8168
VCBUP8168CCYG2 datasheet
 


Specifications of VCBUP8168CCYG2

RohsyesCoreTMS320DM816x
Data Bus Width32 bitProgram Memory Size32 KB
Data Ram Size256 KBMaximum Clock Frequency1.35 GHz
Number Of Programmable I/os64Number Of Timers7
Device Million Instructions Per Second9000 MIPsOperating Supply Voltage1.5 V, 1.8 V, 3.3 V
Maximum Operating Temperature+ 95 CPackage / CaseFCBGA-1031
Mounting StyleSMD/SMTInstruction Set ArchitectureFloating Point
Interface TypeSPIMinimum Operating Temperature0 C
On-chip AdcNoProcessor SeriesTMS320DM8168
ProductDSPsProgram Memory TypeCache
Supply Current3.3 VSupply Voltage - Min1.5 V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
Page 94/327

Download datasheet (3Mb)Embed
PrevNext
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614D – MARCH 2011 – REVISED JANUARY 2013
3.2.18 Universal Serial Bus (USB) Signals
SIGNAL
TYPE
NAME
NO.
USB0_DP
P37
A IO
USB0_DN
P36
A IO
USB0_R1
N37
A O
USB0_DRVVBUS
P35
O
VDD_USB0_VBUS
N36
I
USB1_DP
R37
A IO
USB1_DN
R36
A IO
USB1_R1
T37
A O
USB1_DRVVBUS
R35
O
VDD_USB1_VBUS
T36
I
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.
(2) PULL: A / B, where:
A is the state of the internal pull resistor during POR reset
B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset
IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled
DRIVE: A / B, where;
A is the driving state of the pin during POR reset
B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset
H = Driving High, L = Driving Low, Z = 3-State
For more detailed information on pullup and pulldown resistors and situations where external pullup and pulldown resistors are required,
see
Section
4.3.1, Pullup and Pulldown Resistors.
(3) Specifies the operating IO supply voltage for each signal.
94
Device Pins
Product Folder Links:
Table 3-24. USB Terminal Functions
(1)
(2) (3)
OTHER
MUXED
USB0
-
-
USB0 bidirectional Data Differential signal pair
[positive/negative].
-
-
When the USB0 PHY is powered down, these pins
should be left unconnected.
USB0 current reference output. When the USB0
peripheral is used, this pin must be connected via a
44.2-Ω ±1% resistor to VSS.
-
-
When the USB0 PHY is powered down, this pin
should be left unconnected.
When this pin is used as USB0_DRVVBUS and the
USB0 Controller is operating as a Host, this signal is
PULL: IPD / IPD
used by the USB0 Controller to enable the external
-
DRIVE: L / L
VBUS charge pump.
PINCTRL322
DVDD_3P3
When the USB0 PHY is powered down, this pin
should be left unconnected.
USB0 VBUS input (5 V).
The voltage level on this pin is sampled to determine
session status.
-
-
When the USB0 PHY is powered down, this pin
should be left unconnected.
USB1
-
-
USB1 bidirectional Data Differential signal pair
[positive/negative].
-
-
When the USB1 PHY is powered down, these pins
should be left unconnected.
USB1 current reference output. When the USB1
peripheral is used, this pin must be connected via a
44.2-Ω ±1% resistor to VSS.
-
-
When the USB1 PHY is powered down, this pin
should be left unconnected.
When this pin is used as USB1_DRVVBUS and the
USB1 Controller is operating as a Host, this signal is
PULL: IPD / IPD
used by the USB1 Controller to enable the external
-
DRIVE: L / L
VBUS charge pump.
PINCTRL323
DVDD_3P3
When the USB1 PHY is powered down, this pin
should be left unconnected.
USB1 VBUS input (5 V).
The voltage level on this pin is sampled to determine
session status.
-
-
When the USB1 PHY is powered down, this pin
should be left unconnected.
Submit Documentation Feedback
TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165
www.ti.com
DESCRIPTION
Copyright © 2011–2013, Texas Instruments Incorporated