SN74LVC161284DLR

Manufacturer Part NumberSN74LVC161284DLR
DescriptionIC BUS INTERF TRI-STATE 48-SSOP
ManufacturerTexas Instruments
Series74LVC
SN74LVC161284DLR datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of SN74LVC161284DLR

Logic TypeBus InterfaceSupply Voltage3 V ~ 3.6 V
Number Of Bits19Operating Temperature0°C ~ 70°C
Mounting TypeSurface MountPackage / Case48-SSOP
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names296-8467-2
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
Page 1/13

Download datasheet (348Kb)Embed
Next
D
1.4-kΩ Pullup Resistors Integrated on All
Open-Drain Outputs Eliminate the Need for
Discrete Resistors
D
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
D
Designed for the IEEE Std 1284-I (Level 1
Type) and IEEE Std 1284-II (Level 2 Type)
Electrical Specifications
D
Flow-Through Architecture Optimizes PCB
Layout
D
Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin-Shrink
Small-Outline (DGG) Packages
description/ordering information
The SN74LVC161284 is designed for 3-V to 3.6-V
V
operation.
This
device
CC
asynchronous two-way communication between
data buses. The control-function implementation
minimizes external timing requirements.
This device has eight bidirectional bits; data can
flow in the A-to-B direction when DIR is high and
in the B-to-A direction when DIR is low. This
device also has five drivers, which drive the cable
side, and four receivers. The SN74LVC161284
has one receiver dedicated to the HOST LOGIC
line and a driver to drive the PERI LOGIC line.
The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in
a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive
requirements as specified in the IEEE Std 1284-I (level 1 type) and IEEE Std 1284-II (level 2 type) parallel
peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have
a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low
state or if the output voltage is above V
The device has two supply voltages. V
and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even
when V
CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.
CC
The SN74LVC161284 is characterized for operation from 0°C to 70°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SCAS583J − NOVEMBER 1996 − REVISED FEBRUARY 2005
V
GND
GND
provides
V
PERI LOGIC IN
HOST LOGIC OUT
CABLE. If V
CABLE is off, PERI LOGIC OUT is set to low.
CC
CC
is designed for 3-V to 3.6-V operation. V
CC
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
SN74LVC161284
19 BIT BUS INTERFACE
DGG OR DL PACKAGE
(TOP VIEW)
HD
DIR
1
48
A9
Y9
2
47
A10
3
46
Y10
A11
Y11
4
45
A12
Y12
5
44
A13
Y13
6
43
V
CABLE
7
42
CC
CC
A1
B1
8
41
A2
B2
9
40
GND
10
39
A3
B3
11
38
A4
B4
12
37
A5
B5
13
36
A6
B6
14
35
15
34
GND
A7
16
33
B7
A8
17
32
B8
18
31
V
CABLE
CC
CC
PERI LOGIC OUT
19
30
A14
C14
20
29
A15
C15
21
28
A16
C16
22
27
A17
C17
23
26
HOST LOGIC IN
24
25
CABLE supplies the inputs
CC
Copyright  2005 Texas Instruments Incorporated
1

SN74LVC161284DLR Summary of contents

  • Page 1

    ... The SN74LVC161284 is characterized for operation from 0°C to 70°C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. ...

  • Page 2

    ... A1−A8 to B1−B8, A9−A13 to Y9−Y13, C14−C17 to A14−A17, and PERI LOGIC IN to PERI LOGIC OUT 2 ORDERING INFORMATION ORDERABLE PACKAGE † PART NUMBER Tape and reel SN74LVC161284DGGR Tape SN74LVC161284DL Tape and reel SN74LVC161284DLR Tape and reel 74LVC161284DGGRG4 Tape 74LVC161284DLRE4 Tape and reel 74LVC161284DLRG4 FUNCTION TABLE MODE MODE • ...

  • Page 3

    V CC CABLE 48 DIR 1 HD A1−A8 A9−A13 19 PERI LOGIC IN A14−A17 24 HOST LOGIC OUT NOTES: A. The PMOS transistor prevents backdriving current from the signal pins CABLE when V CC ...

  • Page 4

    SN74LVC161284 19 BIT BUS INTERFACE SCAS583J − NOVEMBER 1996 − REVISED FEBRUARY 2005 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range: V CABLE ...

  • Page 5

    V CABLE = 5 V (unless otherwise noted) CC PARAMETER ∆V t ∆V t Input hysteresis Input hysteresis HD high, B and Y outputs HD high, B and Y outputs HD high, A outputs, and HD high, ...

  • Page 6

    SN74LVC161284 19 BIT BUS INTERFACE SCAS583J − NOVEMBER 1996 − REVISED FEBRUARY 2005 switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2) PARAMETER t PLH Totem pole Totem pole ...

  • Page 7

    PARAMETER MEASUREMENT INFORMATION Ω TP1 Sink Load From t PHL Output Under Test t PLH Source Load 62 Ω SLEW RATE A-TO-B OR A-TO-Y LOAD (Totem Pole TP1 500 Ω From B ...

  • Page 8

    SN74LVC161284 19 BIT BUS INTERFACE SCAS583J − NOVEMBER 1996 − REVISED FEBRUARY 2005 PARAMETER MEASUREMENT INFORMATION 500 Ω From Output Under Test 500 Ω (see Note A) LOAD CIRCUIT Input (see Note B) 1.4 V ...

  • Page 9

    ... SN74LVC161284DGGR ACTIVE SN74LVC161284DL ACTIVE SN74LVC161284DLG4 ACTIVE SN74LVC161284DLR ACTIVE (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design ...

  • Page 10

    ... TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Type Drawing SN74LVC161284DGGR TSSOP DGG SN74LVC161284DLR SSOP DL PACKAGE MATERIALS INFORMATION Pins SPQ Reel Reel A0 (mm) Diameter Width (mm) W1 (mm) 48 2000 330.0 24.4 8.6 48 1000 330.0 32.4 11.35 Pack Materials-Page 1 ...

  • Page 11

    ... Device Package Type SN74LVC161284DGGR TSSOP SN74LVC161284DLR SSOP PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm) DGG 48 2000 DL 48 1000 Pack Materials-Page 2 11-Mar-2008 Width (mm) Height (mm) 346.0 346.0 41.0 346.0 346.0 49.0 ...

  • Page 12

    DGG (R-PDSO-G**) 48 PINS SHOWN 0, 1,20 MAX NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold protrusion not to exceed 0,15. ...

  • Page 13

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...