W7100A WIZnet, W7100A Datasheet - Page 75

• Manufacturer Part Number: W7100A
• Description: 8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
• Manufacturer: WIZnet

Specifications of W7100A

• Rohs: yes
• Core: 8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 255 B
• Data Ram Size: 64 KB
• On-chip Adc: No
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 80 C
• Package / Case: LQFP-100
• Mounting Style: SMD/SMT
• Interface Type: UART
• Program Memory Type: Flash

© Copyright 2011 WIZnet Co., Inc. All rights reserved.
0xFE410E
0xFE410F
0xFE4110
0xFE4111
0xFE4112
0xFE4113
0xFE4114
0xFE4115
0xFE4116
0xFE4117
0xFE411D
0xFE411E
0xFE411F
0xFE4120
0xFE4121
0xFE4122
0xFE4123
0xFE4124
0xFE4125
0xFE4126
0xFE4127
0xFE4128
0xFE4129
0xFE412A
0xFE412B
0xFE412C
0xFE412D
0xFE412E
0xFE412F
0xFE41FF
0xFE4200
0xFE4201
0xFE4202
~
~
S1_RXMEM_SIZE
S1_TXMEM_SIZE
S1_RX_RSR0
S1_RX_RSR1
S1_TX_FSR0
S1_TX_FSR1
S1_TX_WR0
S1_TX_WR1
S1_RX_WR0
S1_RX_WR1
S1_DPORT0
S1_DPORT1
S1_TX_RD0
S1_TX_RD1
S1_RX_RD0
S1_RX_RD1
S1_PROTO
S1_FRAG0
S1_FRAG1
S1_MSSR0
S1_MSSR1
S1_DIPR2
S1_DIPR3
S1_TOS
S1_TTL
S1_IMR
S2_MR
S2_CR
S2_IR
SOCKET 1 Receive Memory Size Register
SOCKET 1 Transmit Memory Size Register
SOCKET 1 Interrupt Mask Register
SOCKET 2 Mode Register
SOCKET 2 Command Register
SOCKET 2 Interrupt Register
S1_DPORT (SOCKET 1 Destination Port Register)
S1_MSSR (SOCKET 1 Maximum Segment Size Register)
SOCKET 1 Protocol of IP Header Field Register in IP raw
mode
SOCKET 1 IP Type of Service(TOS) Register
SOCKET 1 IP Time to Live(TTL) Register
Reserved
S1_TX_FSR (SOCKET 1 Transmit Free Memory Size Register)
S1_TX_RD
(SOCKET 1 Transmit Memory Read Pointer Register)
S1_TX_WR
(SOCKET 1 Transmit Memory Write Pointer Register)
S1_RX_RSR
(SOCKET 1 Received Data Size Register)
S1_RX_RD
(SOCKET 1 Receive Memory Read Pointer Register)
S1_RX_WR (SOCKET 1 Receive Memory Write Pointer
Register)
S1_FRAG
(SOCKET 1 Fragment Field Value in IP Header Register)
Reserved
Ver. 1.12
75