MAX1274BCTC

Manufacturer Part NumberMAX1274BCTC
DescriptionAnalog to Digital Converters - ADC
ManufacturerMaxim Integrated
MAX1274BCTC datasheet
 


Specifications of MAX1274BCTC

Number Of Channels1ArchitectureSAR
Conversion Rate1800 KSPsResolution12 bit
Input TypeDifferentialSnr70 dB
Interface TypeQSPI, Serial (SPI, Microwire)Operating Supply Voltage4.75 V to 5.25 V
Maximum Operating Temperature+ 70 CPackage / CaseTQFN EP
Maximum Power Dissipation1349 mWMinimum Operating Temperature0 C
Number Of Converters1Voltage Reference5.25 V
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
Page 16/18

Download datasheet (2Mb)Embed
PrevNext
1.8Msps, Single-Supply, Low-Power,
True-Differential, 12-Bit ADCs
CNVST
SCLK
1
DOUT
0
0
0
D11
Figure 18. DSP Interface—Single-Conversion, Continuous/Burst Clock
V
L
MAX1274
SCLK
MAX1275
CNVST
DOUT
Figure 19. Interfacing to the ADSP21_ _ _
SUPPLIES
GND
10μF
10μF
0.1μF
0.1μF
V
V
GND RGND
DD
L
MAX1274
MAX1275
Figure 20. Power-Supply Grounding Condition
Layout, Grounding, and Bypassing
For best performance, use PC boards. Wire-wrap
boards are not recommended. Board layout should
ensure that digital and analog signal lines are separat-
ed from each other. Do not run analog and digital
(especially clock) lines parallel to one another, or digital
lines underneath the ADC package.
16
______________________________________________________________________________________
D10
D9
D8
D7
D6
D5
D4
D3
Figure 20 shows the recommended system ground
connections. Establish a single-point analog ground
VDDINT
(star ground point) at GND, separate from the logic
ground. Connect all other analog grounds and DGND
TCLK
ADSP21_ _ _
to this star ground point for further noise reduction. The
RCLK
ground return to the power supply for this ground
TFS
should be low impedance and as short as possible for
RFS
noise-free operation.
DR
High-frequency noise in the V
affect the ADC’s high-speed comparator. Bypass this
supply to the single-point analog ground with 0.01µF
and 10µF bypass capacitors. Minimize capacitor lead
lengths for best supply-noise rejection.
Integral nonlinearity (INL) is the deviation of the values on
an actual transfer function from a straight line. This
V
L
straight line can be either a best-straight-line fit or a line
drawn between the end points of the transfer function,
once offset and gain errors have been nullified. The static
linearity parameters for the MAX1274/MAX1275 are mea-
sured using the end-points method.
Differential nonlinearity (DNL) is the difference between
an actual step width and the ideal value of 1 LSB. A DNL
DGND
V
L
error specification of 1 LSB or less guarantees no missing
DIGITAL
codes and a monotonic transfer function.
CIRCUITRY
Aperture jitter (t
the time between the samples.
Aperture delay (t
falling edge of CNVST and the instant when an actual
sample is taken.
1
0
D2
D1
D0
0
power supply can
DD
Definitions
Integral Nonlinearity
Differential Nonlinearity
Aperture Jitter
) is the sample-to-sample variation in
AJ
Aperture Delay
) is the time defined between the
AD
0