MAX1274BCTC

Manufacturer Part NumberMAX1274BCTC
DescriptionAnalog to Digital Converters - ADC
ManufacturerMaxim Integrated
MAX1274BCTC datasheet
 


Specifications of MAX1274BCTC

Number Of Channels1ArchitectureSAR
Conversion Rate1800 KSPsResolution12 bit
Input TypeDifferentialSnr70 dB
Interface TypeQSPI, Serial (SPI, Microwire)Operating Supply Voltage4.75 V to 5.25 V
Maximum Operating Temperature+ 70 CPackage / CaseTQFN EP
Maximum Power Dissipation1349 mWMinimum Operating Temperature0 C
Number Of Converters1Voltage Reference5.25 V
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
Page 9/18

Download datasheet (2Mb)Embed
PrevNext
1.8Msps, Single-Supply, Low-Power,
V
DD
REF
AIN+
12-BIT
T/H
SAR
ADC
AIN-
CONTROL
LOGIC AND
TIMING
MAX1274
MAX1275
RGND
Figure 3. Functional Diagram
Detailed Description
The MAX1274/MAX1275 use an input T/H and succes-
sive-approximation register (SAR) circuitry to convert
an analog input signal to a digital 12-bit output. The
serial interface requires only three digital lines (SCLK,
CNVST, and DOUT) and provides easy interfacing to
microprocessors (µPs) and DSPs. Figure 3 shows the
simplified internal structure for the MAX1274/MAX1275.
True-Differential Analog Input T/H
The equivalent circuit of Figure 4 shows the input archi-
tecture of the MAX1274/MAX1275, which is composed
of a T/H, a comparator, and a switched-capacitor digi-
tal-to-analog converter (DAC). The T/H enters its track-
ing mode on the 14th SCLK rising edge of the previous
conversion. Upon power-up, the T/H enters its tracking
mode immediately. The positive input capacitor is con-
nected to AIN+. The negative input capacitor is con-
nected to AIN-. The T/H enters its hold mode on the
falling edge of CNVST and the difference between the
sampled positive and negative input voltages is con-
verted. The time required for the T/H to acquire an input
signal is determined by how quickly its input capaci-
tance is charged. If the input signal’s source imped-
ance is high, the acquisition time lengthens. The
acquisition time, t
, is the minimum time needed for
ACQ
_______________________________________________________________________________________
True-Differential, 12-Bit ADCs
V
L
AIN+
OUTPUT
DOUT
BUFFER
AIN-
CNVST
SCLK
AIN+
AIN-
GND
Figure 4. Equivalent Input Circuit
the signal to be acquired. It is calculated by the follow-
ing equation:
where R
IN
the input signal.
Note: t
ACQ
impedance below 12Ω does not significantly affect the
ADC’s AC performance.
The ADC’s input-tracking circuitry has a 20MHz small-
signal bandwidth, making it is possible to digitize high-
speed transient events and measure periodic
signals with bandwidths exceeding the ADC’s sam-
pling rate by using undersampling techniques. To
avoid high-frequency signals being aliased into the fre-
quency band of interest, anti-alias filtering is recom-
mended.
Internal protection diodes that clamp the analog input
to V
and GND allow the analog input pins to swing
DD
from GND - 0.3V to V
inputs must not exceed V
accurate conversions.
CAPACITIVE
DAC
C
IN+
R
IN+
CONTROL
V
AZ
COMP
LOGIC
R
C
IN-
ACQUISITION MODE
IN-
CAPACITIVE
DAC
C
IN+
R
IN+
CONTROL
V
AZ
COMP
LOGIC
R
C
IN-
IN-
HOLD/CONVERSION MODE
≥ 9 × (RS + R
) × 16pF
t
IN
ACQ
= 200Ω, and RS is the source impedance of
is never less than 104ns and any source
Input Bandwidth
Analog Input Protection
+ 0.3V without damage. Both
DD
or be lower than GND for
DD
9