MK22DX256VMC5 Freescale Semiconductor, MK22DX256VMC5 Datasheet - Page 6

• Manufacturer Part Number: MK22DX256VMC5
• Description: ARM Microcontrollers - MCU ARM+256KB +USB
• Manufacturer: Freescale Semiconductor

Specifications of MK22DX256VMC5

• Rohs: yes
• Core: ARM Cortex M4
• Processor Series: K20
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 256 KB
• Data Ram Size: 64 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: MAPBGA-121
• Mounting Style: SMD/SMT
• A/d Bit Size: 16 bit
• Interface Type: I2C, I2S, SPI, UART, USB
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 16
• Number Of Timers: 4
• On-chip Dac: Yes
• Program Memory Type: Flash
• Supply Voltage - Max: 3.6 V
• Supply Voltage - Min: 1.71 V

Features
4.1.1 Memory and package options
The following table summarizes the memory and package options for the K20 family. All devices which share a common
package are pin-for-pin compatible.
6
Timers
Communications
Human-machine interface
K20N
100
120
50
50
50
50
1024
128
512
512
32
64
Table 1. Common features among all K20 devices (continued)
—
—
—
—
—
—
Memory
128
128
16
16
64
8
—
—
—
—
—
—
K20 Family Product Brief, Rev. 11, 08/2012
Table 2. K20 family summary
—
—
—
+
+
+
Table continues on the next page...
—
—
—
+
+
+
—
—
—
+
+
+
—
—
—
+
+
+
• 1x8ch motor control/general purpose/PWM flexible
• 1x2ch quadrature decoder/general purpose/PWM
• Carrier modulator timer (CMT)
• Programmable delay block (PDB)
• 1x4ch programmable interrupt timer (PIT)
• Low-power timer (LPT)
• USB Full Speed/Low Speed OTG/Host/Device
• SPI
• I
• UART (w/ ISO7816, IrDA and hardware flow control)
• GPIO with pin interrupt support, DMA request
timer (FTM)
flexible timer (FTM)
capability, digital glitch filter, and other pin control
options
2
C with SMBUS support
—
—
+
+
+
+
—
—
—
—
Package
+
+
—
—
—
—
—
—
—
—
—
—
—
+
Freescale Semiconductor, Inc.
—
—
—
—
—
+
—
—
—
—
+
+
—
—
—
—
+
+
—
—
—
—
+
+