M95080-RMC6TG STMicroelectronics, M95080-RMC6TG Datasheet
M95080-RMC6TG
Specifications of M95080-RMC6TG
Available stocks
Related parts for M95080-RMC6TG
M95080-RMC6TG Summary of contents
Page 1
... Write Protect: quarter, half or whole memory array ■ High-speed clock: 10 MHz ■ Single supply voltage: – 4 5.5 V for M95080 – 2 5.5 V for M95080-W – 1 5.5 V for M95080-R ■ Operating temperature range: from -40° +85°C ■ Enhanced ESD protection ■ More than 1 million Write cycles ■ ...
Page 2
... Active Power and Standby Power modes . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.3 Hold condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.4 Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.5 Data protection and protocol control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.1 Write Enable (WREN 6.2 Write Disable (WRDI 6.3 Read Status Register (RDSR 6.3.1 2/ Operating supply voltage Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Doc ID 022540 Rev 1 M95080 M95080-W M95080-R ...
Page 3
... M95080 M95080-W M95080-R 6.3.2 6.3.3 6.3.4 6.4 Write Status Register (WRSR 6.5 Read from Memory Array (READ 6.6 Write to Memory Array (WRITE Power-up and delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.1 Power-up state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.2 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 10 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 11 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 12 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 WEL bit ...
Page 4
... Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Table 13. DC characteristics (M95080, device grade 6 Table 14. DC characteristics (M95080-W, device grade Table 15. DC characteristics (M95080-R, device grade Table 16. AC characteristics (M95080-W, device grade Table 17. AC characteristics (M95080-R, device grade Table 18. AC characteristics (M95080, device grade 6) End of life products: these values apply only to M95080-MN6TP/S devices ...
Page 5
... M95080 M95080-W M95080-R List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. 8-pin package connections (top view Figure 3. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 4. Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 5. SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Figure 6. Hold condition activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Figure 7. Write Enable (WREN) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Figure 8. Write Disable (WRDI) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 9 ...
Page 6
... Description The M95080 devices are Electrically Erasable PROgrammable Memories (EEPROMs) organized as 1024 x 8 bits, accessed through the SPI bus. The M95080 devices can operate with a supply range from 1 5.5 V, and are guaranteed over the -40 °C/+85 °C temperature range. Figure 1. Logic diagram The SPI bus signals are C, D and Q, as shown in selected when Chip Select (S) is driven low ...
Page 7
... M95080 M95080-W M95080-R Figure 2. 8-pin package connections (top view) 1. See Section 10: Package mechanical data M95xxx HOLD AI01790D section for package dimensions, and how to identify pin 1. Doc ID 022540 Rev 1 Description 7/42 ...
Page 8
... The memory is organized as shown in the following figure. Figure 3. Block diagram HOLD W Control logic Address register 8/42 High voltage generator I/O shift register and counter Doc ID 022540 Rev 1 M95080 M95080-W M95080-R Data register Status Register 1 page X decoder Size of the read-only EEPROM area AI01272d ...
Page 9
... M95080 M95080-W M95080-R 3 Signal description During all operations (min (max All of the input and output signals must be held high or low (according to voltages specified described next. 3.1 Serial Data Output (Q) This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C) ...
Page 10
... Status Register). This pin must be driven either high or low, and must be stable during all Write instructions. 3.7 V supply voltage the supply voltage. CC 3.8 V ground the reference for all signals, including the V SS 10/42 supply voltage. CC Doc ID 022540 Rev 1 M95080 M95080-W M95080-R ...
Page 11
... M95080 M95080-W M95080-R 4 Connecting to the SPI bus All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select (S) goes low. ...
Page 12
... Stand-by mode and not transferring data: ● C remains at 0 for (CPOL=0, CPHA=0) ● C remains at 1 for (CPOL=1, CPHA=1) Figure 5. SPI modes supported CPOL CPHA 12/42 MSB Doc ID 022540 Rev 1 M95080 M95080-W M95080-R Figure 5, is the clock polarity when the MSB AI01438B ...
Page 13
... M95080 M95080-W M95080-R 5 Operating features 5.1 Supply voltage (V 5.1.1 Operating supply voltage V Prior to selecting the memory and issuing instructions to it, a valid and stable V within the specified [V in Section 9: DC and AC end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t ...
Page 14
... In the specific case where the device has shifted in a Write command (Inst + Address + data bytes, each data byte being exactly 8 bits), deselecting the device also triggers the Write cycle of this decoded command. 14/ (a)(b) Hold Condition Figure 6). Doc ID 022540 Rev 1 M95080 M95080-W M95080-R supply voltage below the minimum CC Section 9: DC and AC Section 9: DC and AC parameters). Hold Condition ), CC AI02029D ...
Page 15
... M95080 M95080-W M95080-R The Hold condition ends when the Hold (HOLD) signal is driven high when Serial Clock (C) is already low. Figure 6 also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being low. 5.4 Status Register The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions ...
Page 16
... Chip Select (S) is driven low Instruction D High Impedance Q Doc ID 022540 Rev 1 M95080 M95080-W M95080-R Table 3. Table 3), the device automatically Instruction format 0000 0110 0000 0100 0000 0101 0000 0001 0000 0011 0000 0010 (1) ...
Page 17
... M95080 M95080-W M95080-R 6.2 Write Disable (WRDI) One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device. As shown in Figure and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select (S) being driven high ...
Page 18
... Hardware Protected mode has not been set. 18/ Instruction Status Register Out MSB Table Doc ID 022540 Rev 1 M95080 M95080-W M95080-R Figure 9. Status Register Out MSB 2) becomes protected against Write 0 7 AI02031E ...
Page 19
... M95080 M95080-W M95080-R 6.3.4 SRWD bit The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal enable the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect (W) is driven low) ...
Page 20
... Instruction Register High Impedance MSB to complete (as specified in AC tables under Table 2. Table 6. When in Write-protected mode, the Write cycle. W Doc ID 022540 Rev 1 M95080 M95080-W M95080-R Status AI02282D Section 9: DC ...
Page 21
... M95080 M95080-W M95080-R Table 6. Protection modes W SRWD signal bit Software- protected 1 1 Hardware protected 1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register. See The protection features of the device are summarized in When the Status Register Write Disable (SRWD) bit in the Status Register is 0 (its initial ...
Page 22
... Address MSB Table 4, the most significant address bits are Don’t Care. Doc ID 022540 Rev 1 M95080 M95080-W M95080 Data Out 1 Data Out MSB ...
Page 23
... M95080 M95080-W M95080-R 6.6 Write to Memory Array (WRITE) As shown in Figure low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D). The instruction is terminated by driving Chip Select (S) high at a byte boundary of the input data ...
Page 24
... Data Byte 2 Data Byte Table 4, the most significant address bits are Don’t Care. Doc ID 022540 Rev 1 M95080 M95080-W M95080 Data Byte Data Byte N ...
Page 25
... M95080 M95080-W M95080-R 7 Power-up and delivery state 7.1 Power-up state After power-up, the device is in the following state: ● Standby power mode, ● deselected (after power-up, a falling edge is required on Chip Select (S) before any instructions can be started), ● not in the Hold condition, ● ...
Page 26
... European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU. 2. Positive and negative pulses applied on pin pairs, according to AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100 pF, R1=1500 , R2=500 ). 26/42 Table 7 may cause permanent damage to Parameter (2) Doc ID 022540 Rev 1 M95080 M95080-W M95080-R Min. Max. Unit –40 130 °C –65 150 °C ...
Page 27
... CC T Ambient operating temperature A Table 9. Operating conditions (M95080-W, device grade 6) Symbol V Supply voltage CC T Ambient operating temperature A Table 10. Operating conditions (M95080-R, device grade 6) Symbol V Supply voltage CC T Ambient operating temperature A Table 11. AC measurement conditions Symbol C Load capacitance L Input rise and fall times ...
Page 28
... DC and AC parameters Table 12. Capacitance Symbol C Output capacitance (Q) OUT Input capacitance ( Input capacitance (other pins) 1. Sampled only, not 100% tested Table 13. DC characteristics (M95080, device grade 6) Symbol Parameter I Input leakage current LI I Output leakage current LO I Supply current (Read) CC Supply current ...
Page 29
... M95080 M95080-W M95080-R Table 14. DC characteristics (M95080-W, device grade 6) Symbol Parameter Input leakage I LI current Output leakage I LO current Supply current I CC (Read) Supply current I CC1 (Standby) V Input low voltage IL V Input high voltage IH V Output low voltage OL V Output high voltage I ...
Page 30
... DC and AC parameters Table 15. DC characteristics (M95080-R, device grade 6) Symbol Parameter Input leakage I LI current Output leakage I LO current Supply current I CCR (Read) Supply current I CC1 (Standby) V Input low voltage IL V Input high voltage IH V Output low voltage OL V Output high voltage ...
Page 31
... M95080 M95080-W M95080-R Table 16. AC characteristics (M95080-W, device grade 6) Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL t t CHSH CSH t CHSL ( CLH ( ( CLCH ( CHCL t t DVCH DSU t t CHDX t HHCH t HLCH ...
Page 32
... DC and AC parameters Table 17. AC characteristics (M95080-R, device grade 6) Symbol Alt Clock frequency C SCK active setup time SLCH CSS1 not active setup time SHCH CSS2 deselect time SHSL active hold time CHSH CSH t S not active hold time ...
Page 33
... M95080 M95080-W M95080-R The values in the following table must not be considered for any new design. Table 18. AC characteristics (M95080, device grade 6) End of life products: these values apply only to M95080-MN6TP/S devices Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL ...
Page 34
... DC and AC parameters The values in the following table must not be considered for any new design. Table 19. AC characteristics (M95080-W, device grade 6) End of life products: these values apply only to M95080-WMN6TP/S and M95080-WDW6TP/S devices) Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 ...
Page 35
... M95080 M95080-W M95080-R Figure 15. Serial input timing S tCHSL C tDVCH D Q Figure 16. Hold timing HOLD tSLCH tCH tCHCL tCL tCHDX MSB IN High impedance tHLCH tCLHL tHLQZ Doc ID 022540 Rev 1 DC and AC parameters tSHSL tCHSH tSHCH tCLCH LSB IN tHHCH tCLHH tHHQV AI01448c ...
Page 36
... DC and AC parameters Figure 17. Serial output timing S C tCLQV tCLCH tCLQX Q ADDR D LSB IN 36/42 tCH tCHCL tCL tQLQH tQHQL Doc ID 022540 Rev 1 M95080 M95080-W M95080-R tSHSL tSHQZ AI01449f ...
Page 37
... M95080 M95080-W M95080-R 10 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 18. SO8N – 8-lead plastic small outline, 150 mils body width, package outline A2 1 ...
Page 38
... Doc ID 022540 Rev 1 M95080 M95080-W M95080 must not be SS (1) inches Typ Min Max 0.0217 0.0177 0.0236 0.0008 0.0000 0.0020 0.0098 0.0079 0.0118 0.0787 0.0748 ...
Page 39
... M95080 M95080-W M95080-R Figure 20. TSSOP8 – 8-lead thin shrink small outline, package outline Drawing is not to scale. Table 22. TSSOP8 – 8-lead thin shrink small outline, package mechanical data Symbol Values in inches are converted from mm and rounded to four decimal digits. ...
Page 40
... Plating technology RoHS compliant and halogen-free (ECOPACK®) (1) Process / Manufacturing technology code 1. The process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office. 40/42 M95080 Doc ID 022540 Rev 1 M95080 M95080-W M95080 ...
Page 41
... M95080 M95080-W M95080-R 12 Revision history Table 24. Document revision history Date Revision 22-Mar-2012 1 Initial release. Doc ID 022540 Rev 1 Revision history Changes 41/42 ...
Page 42
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 42/42 Please Read Carefully: © 2012 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com Doc ID 022540 Rev 1 M95080 M95080-W M95080-R ...