AT24C01BN-SH-B Atmel, AT24C01BN-SH-B Datasheet

IC EEPROM 1KBIT 1MHZ 8SOIC

AT24C01BN-SH-B

Manufacturer Part Number
AT24C01BN-SH-B
Description
IC EEPROM 1KBIT 1MHZ 8SOIC
Manufacturer
Atmel
Datasheets

Specifications of AT24C01BN-SH-B

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1K (128 x 8)
Speed
400kHz, 1MHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Organization
128 K x 8
Interface Type
2-Wire
Maximum Clock Frequency
1 MHz
Access Time
550 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Maximum Operating Current
3 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
1.8 V, 5.5 V
Memory Configuration
128 X 8
Clock Frequency
1MHz
Supply Voltage Range
1.8V To 5.5V
Memory Case Style
SOIC
No. Of Pins
8
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
Description
The AT24C01B provides 1024 bits of serial electrically erasable and programmable
read-only memory (EEPROM) organized as 128 words of 8 bits each. The device is
optimized for use in many industrial and commercial applications where low-power
and low-voltage operation are essential. The AT24C01B is available in space-saving
8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3)
SOT23, 8-lead TSSOP, and 8-ball dBGA2 packages and is accessed via a Two-wire
serial interface. In addition, the AT24C01B is available in 1.8V (1.8V to 5.5V) version.
Table 0-1.
Note:
Pin Name
A0 - A2
SDA
SCL
WP
GND
VCC
Low-voltage and Standard-voltage Operation
Internally Organized 128 x 8 (1K)
Two-wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Suppression
Bidirectional Data Transfer Protocol
1 MHz (5V), 400 kHz (1.8V, 2.5V, 2.7V) Compatibility
Write Protect Pin for Hardware Data Protection
8-byte Page (1K) Write Modes
Partial Page Writes Allowed
Self-timed Write Cycle (5 ms max)
High-reliability
8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23,
8-lead TSSOP and 8-ball dBGA2 Packages
Lead-free/Halogen-free
Die Sales: Wafer Form and Tape and Reel
– 1.8 (V
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
For use of 5-lead SOT23, the soft-
ware A2, A1, and A0 bits in the
device address word must be set
to zero to properly communicate.
CC
Serial Data
Serial Clock Input
Write Protect
Ground
Power Supply
Function
Address Inputs
= 1.8V to 5.5V)
Pin Configuration
8-lead Ultra Thin Mini-MAP (MLP 2x3)
GND
SDA
SCL
GND
VCC
SDA
SCL
A0
A1
A2
WP
8-lead TSSOP
5-lead SOT23
Bottom View
1
2
3
4
1
2
3
8
7
6
5
1
2
3
4
8
7
6
5
5
4
A0
A1
A2
GND
VCC
WP
SCL
SDA
WP
VCC
GND
GND
A0
A1
A2
VCC
SDA
SCL
A0
A1
A2
WP
8-ball dBGA2
Bottom View
8-lead SOIC
8-lead PDIP
1
2
3
4
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
8
7
6
5
,
5-lead
A0
A1
A2
GND
VCC
WP
SCL
SDA
VCC
WP
SCL
SDA
Two-wire
Serial EEPROM
1K (128 x 8)
AT24C01B
5156E–SEEPR–10/08

Related parts for AT24C01BN-SH-B

AT24C01BN-SH-B Summary of contents

Page 1

... Description The AT24C01B provides 1024 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT24C01B is available in space-saving ...

Page 2

Absolute Maximum Ratings Operating Temperature..................................–55°C to +125°C Storage Temperature .....................................–65°C to +150°C Voltage on Any Pin with Respect to Ground .................................... –1.0V to +7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA Figure 0-1. Block Diagram VCC GND ...

Page 3

... Table 1-1. WP Pin Status GND 2. Memory Organization AT24C01B, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each, the 1K requires an 7-bit data word address for random word addressing. (See 5156E–SEEPR–10/08 Table 1-1. Write Protect Part of the Array Protected ...

Page 4

Table 2-1. Pin Capacitance Applicable over recommended operating range from T Symbol Test Condition C Input/Output Capacitance (SDA) I/O C Input Capacitance ( Note: 1. This parameter is characterized and is not 100% tested. Table ...

Page 5

Table 2-3. AC Characteristics Applicable over recommended operating range from T 100 pF (unless otherwise noted) Symbol Parameter f Clock Frequency, SCL SCL t Clock Pulse Width Low LOW t Clock Pulse Width High HIGH t Noise Suppression Time I ...

Page 6

Device Operation CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see page 8). Data changes during SCL high periods ...

Page 7

Bus Timing Figure 4-1. SCL: Serial Clock, SDA: Serial Data I/O SCL t SU.STA SDA IN SDA OUT 5. Write Cycle Timing Figure 5-1. SCL: Serial Clock, SDA: Serial Data I/O SCL SDA 8th BIT WORDn Note: 1. The ...

Page 8

Figure 5-2. Data Validity SDA SCL Figure 5-3. Start and Stop Definition SDA SCL Figure 5-4. Output Acknowledge SCL DATA IN DATA OUT AT24C01B 8 DATA STABLE DATA STABLE DATA CHANGE START 1 START STOP 8 9 ACKNOWLEDGE 5156E–SEEPR–10/08 ...

Page 9

... The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the fol- lowing byte is placed at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the data word address will “ ...

Page 10

... The address “roll over” during read is from the last byte of the last memory page to the first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first byte of the same page ...

Page 11

Figure 8-3. Page Write * = ( Don’t Care Bit) Figure 8-4. Current Address Read Figure 8-5. Random Read (* = Don’t Care Bit) 5156E–SEEPR–10/ ...

Page 12

Figure 8-6. Sequential Read AT24C01B 12 5156E–SEEPR–10/08 ...

Page 13

... AT24C01B Ordering Information Ordering Code AT24C01B-PU (Bulk form only) (1) AT24C01BN-SH-B (NiPdAu Lead Finish) (2) AT24C01BN-SH-T (NiPdAu Lead Finish) (1) AT24C01B-TH-B (NiPdAu Lead Finish) (2) AT24C01B-TH-T (NiPdAu Lead Finish) -T(2) AT24C01BY6-YH (NiPdAu Lead Finish) -T(2) AT24C01B-TSU -T(2) AT24C01BU3-UU (3) AT24C01B-W-11 Notes: 1. “-B” denotes bulk. 2. “-T” denotes tape and reel. SOIC = 4K per reel. TSSOP, Ultra Thin Mini MAP, SOT 23 and dBGA2 = 5K per reel. ...

Page 14

Part Marking Scheme 8-PDIP Seal Year TOP MARK |---|---|---|---|---|---|---|---| A |---|---|---|---|---|---|---|---| 0 |---|---|---|---|---|---|---|---| * |---|---|---|---|---|---|---|---| | Pin 1 Indicator (Dot Material Set Y = Seal Year WW = Seal Week 01B = Device V = Voltage Indicator ...

Page 15

TOP MARK |---|---|---|---|---|---|---|---| A |---|---|---|---|---|---|---|---| 0 |---|---|---|---|---|---|---|---| * |---|---|---|---|---|---|---|---| | Pin 1 Indicator (Dot Material Set Y = Seal Year WW = Seal Week 01B = Device 1 = Voltage Indicator *Lot Number to Use ALL Characters ...

Page 16

BOTTOM MARK |---|---|---|---|---|---|---| |---|---|---|---|---|---|---| |---|---|---|---|---|---|---| Lot Number XX = Country of Origin AAAAAA = Lot Number SOT23 TOP MARK Line 1 -----------> Device 1 = Voltage Indicator W = Write Protect Feature U = Material Set BOTTOM MARK ...

Page 17

ULTRA THIN MINI MAP TOP MARK Pin 1 Indicator (Dot) 01B = Device H = Material Set 1 = Voltage Indicator Y = Year of Assembly TC = Trace Code dBGA2 LINE 1-------> LINE 2-------> 01B = Device U = ...

Page 18

Packaging Information 10.1 8P3 – PDIP Top View PLCS Side View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information. 2. Dimensions A and L ...

Page 19

JEDEC SOIC e Side View Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R 5156E–SEEPR–10/08 ...

Page 20

TSSOP Pin 1 indicator this corner N Top View Side View Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, ...

Page 21

Mini Map D Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc. 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and ...

Page 22

SOT23 E1 1 Seating Plane NOTES: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-193, Variation AB, for additional information. 2. Dimension D does not include mold flash, protrusions, or gate burrs. Mold ...

Page 23

PIN 1 BALL PAD CORNER Top View PIN 1 BALL PAD CORNER 1 2 (d1 (e1) Bottom View 8 SOLDER BALLS 1. Dimension “b” is measured at the maximum solder ball diameter. ...

Page 24

Revision History Doc. Rev. 5156E 5156D 5156C 5156B 5156A AT24C01B 24 Date Comments 10/2008 Modified Ordering Information 8/2007 Added Part Marking Scheme Removed NC and GND from Pin Configuration; Removed Preliminary from page 1 and all headers/footers; Added 2-wire 4/2007 ...

Page 25

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...

Related keywords