74HC21DB-T NXP Semiconductors, 74HC21DB-T Datasheet

no-image

74HC21DB-T

Manufacturer Part Number
74HC21DB-T
Description
Logic Gates DUAL 4-INPUT NAND GATE
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74HC21DB-T

Product Category
Logic Gates
Rohs
yes
Product
AND
Logic Family
HC
Number Of Gates
2
Number Of Lines (input / Output)
4 / 1
High Level Output Current
- 5.2 mA
Low Level Output Current
5.2 mA
Propagation Delay Time
10 ns
Supply Voltage - Max
6 V
Supply Voltage - Min
2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-337
Minimum Operating Temperature
- 40 C
Number Of Input Lines
4
Number Of Output Lines
1
Factory Pack Quantity
2000
Part # Aliases
74HC21DB,118
1. General description
2. Features and benefits
3. Ordering information
Table 1.
Type number
74HC21N
74HC21D
74HC21DB
74HC21PW
Ordering information
Package
Temperature range
40 C to +125 C
40 C to +125 C
40 C to +125 C
40 C to +125 C
The 74HC21 is a high-speed Si-gate CMOS device and is pin compatible with low-power
Schottky TTL (LSTTL).
The 74HC21 provide the 4-input AND function.
74HC21
Dual 4-input AND gate
Rev. 6 — 8 February 2013
Low-power dissipation
Complies with JEDEC standard no. 7A
ESD protection:
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C.
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Name
DIP14
SO14
SSOP14
TSSOP14
Description
plastic dual in-line package; 14 leads (300 mil)
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Product data sheet
Version
SOT27-1
SOT108-1
SOT337-1
SOT402-1

Related parts for 74HC21DB-T

74HC21DB-T Summary of contents

Page 1

... Type number Package Temperature range 40 C to +125 C 74HC21N 40 C to +125 C 74HC21D 40 C to +125 C 74HC21DB 40 C to +125 C 74HC21PW Name Description DIP14 plastic dual in-line package; 14 leads (300 mil) SO14 plastic small outline package; 14 leads; ...

Page 2

... NXP Semiconductors 4. Functional diagram Fig 1. Functional diagram & & 001aab974 Fig 3. IEC Logic symbol 5. Pinning information 5.1 Pinning 74HC21 n. GND 7 001aab972 Fig 5. Pin configuration SOT27-1 and SOT108-1 ...

Page 3

... NXP Semiconductors 5.2 Pin description Table 2. Pin description Symbol 1A, 1B, 1C, 1D n.c. 1Y GND 2Y 2A, 2B, 2C Functional description [1] Table 3. Function table Input [ HIGH voltage level LOW voltage level don’t care. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134) ...

Page 4

... NXP Semiconductors 8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter V supply voltage CC V input voltage I V output voltage O t/V input transition rise and fall rate T ambient temperature amb 9. Static characteristics Table 6. Static characteristics At recommended operating conditions ...

Page 5

... NXP Semiconductors 10. Dynamic characteristics Table 7. Dynamic characteristics GND = 0 V; test circuit see Figure Symbol Parameter Conditions t propagation nA, nB nY; pd delay see Figure transition time nY output; see power V = GND dissipation ...

Page 6

... NXP Semiconductors 11. Waveforms Measurement points are given in V and V are typical voltage output levels that occur with the output load Fig 7. Waveforms showing the input (nA, nB, nC, nD) to output (nY) propagation delays and the output transition times Table 8. Measurement points Type Input ...

Page 7

... NXP Semiconductors Test data is given in Table Definitions test circuit termination resistance should be equal to output impedance load capacitance including jig and probe capacitance. L Fig 8. Test circuit for measuring switching times Table 9. Test data Type Input V I 74HC21 V CC 74HC21 Product data sheet ...

Page 8

... NXP Semiconductors 12. Package outline DIP14: plastic dual in-line package; 14 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. mm 4.2 0.51 3.2 inches 0.17 0.02 0.13 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. ...

Page 9

... NXP Semiconductors SO14: plastic small outline package; 14 leads; body width 3 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.25 1.45 mm 1.75 0.25 0.10 1.25 0.010 0.057 inches 0.069 0.01 0.004 0.049 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...

Page 10

... NXP Semiconductors SSOP14: plastic shrink small outline package; 14 leads; body width 5 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. 0.21 1. 0.25 0.05 1.65 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION IEC SOT337-1 Fig 11 ...

Page 11

... NXP Semiconductors TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...

Page 12

... Type number 74HCT21PW changed to 74HC21PW. 74HC21 v.4 20090407 • Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Added type number 74HC21PW (TSSOP14 package). 74HC21 v.3 20041112 74HC_HCT21_CNV v ...

Page 13

... Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...

Page 14

... Product data sheet NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...

Page 15

... NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 Functional description . . . . . . . . . . . . . . . . . . . 3 7 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . . 5 11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 12 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 8 13 Abbreviations ...

Related keywords