24LC512T-I/SM Microchip Technology, 24LC512T-I/SM Datasheet - Page 13

no-image

24LC512T-I/SM

Manufacturer Part Number
24LC512T-I/SM
Description
IC EEPROM 512KBIT 400KHZ 8SOIC
Manufacturer
Microchip Technology
Datasheets

Specifications of 24LC512T-I/SM

Memory Size
512K (64K x 8)
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Memory Configuration
64K X 8
Ic Interface Type
I2C
Clock Frequency
400kHz
Supply Voltage Range
2.5V To 5.5V
Memory Case Style
SOIJ
No. Of Pins
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
24LC512T-I/SM
24LC512T-I/SMTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
24LC512T-I/SM
Manufacturer:
MICROCHIP
Quantity:
4 300
Part Number:
24LC512T-I/SM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
24LC512T-I/SM
Manufacturer:
MICROCHIP/微芯
Quantity:
10 000
Company:
Part Number:
24LC512T-I/SM
Quantity:
149
8.0
Read operations are initiated in the same way as write
operations with the exception that the R/W bit of the
control byte is set to ‘
read operations: current address read, random read
and sequential read.
8.1
The 24XX512 contains an address counter that main-
tains the address of the last word accessed, internally
incremented by ‘
access was to address ‘n’ (n is any legal address), the
next current address read operation would access data
from address n + 1.
Upon receipt of the control byte with R/W bit set to ‘
the 24XX512 issues an acknowledge and transmits the
8-bit data word. The master will not acknowledge the
transfer but does generate a Stop condition and the
24XX512 discontinues transmission (Figure 8-1).
FIGURE 8-1:
8.2
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, first the word address must
be set. This is done by sending the word address to the
24XX512 as part of a write operation (R/W bit set to
generates a Start condition following the acknowledge.
This terminates the write operation, but not before the
internal Address Pointer is set. Then, the master issues
the control byte again but with the R/W bit set to a one.
The 24XX512 will then issue an acknowledge and
transmit the 8-bit data word. The master will not
acknowledge the transfer but does generate a Stop
condition which causes the 24XX512 to discontinue
transmission (Figure 8-2). After a random Read
command, the internal address counter will point to the
address location following the one that was just read.
 2010 Microchip Technology Inc.
0
Bus Activity
Master
SDA Line
Bus Activity
’). After the word address is sent, the master
READ OPERATION
Current Address Read
Random Read
S
S
T
A
R
T
1
1
0
’. Therefore, if the previous read
1
Control
1
Byte
0 A A A 1
’. There are three basic types of
CURRENT ADDRESS
READ
2 1 0
A
C
K
Data
Byte
24AA512/24LC512/24FC512
N
O
C
A
K
1
S
T
O
P
P
’,
8.3
Sequential reads are initiated in the same way as a
random read except that after the 24XX512 transmits
the first data byte, the master issues an acknowledge
as opposed to the Stop condition used in a random
read. This acknowledge directs the 24XX512 to
transmit the next sequentially addressed 8-bit word
(Figure 8-3). Following the final byte transmitted to the
master, the master will NOT generate an acknowledge,
but will generate a Stop condition. To provide
sequential reads, the 24XX512 contains an internal
Address Pointer which is incremented by one at the
completion of each operation. This Address Pointer
allows the entire memory contents to be serially read
during one operation. The internal Address Pointer will
automatically roll over from address FFFF to address
0000 if the master acknowledges the byte received
from the array address FFFF.
Sequential Read
DS21754M-page 13

Related parts for 24LC512T-I/SM