CD4011BCSJ_Q Fairchild Semiconductor, CD4011BCSJ_Q Datasheet
CD4011BCSJ_Q
Specifications of CD4011BCSJ_Q
Related parts for CD4011BCSJ_Q
CD4011BCSJ_Q Summary of contents
Page 1
... Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for DIP, SOIC and SOP CD4001BC Top View © 2002 Fairchild Semiconductor Corporation Features Low power TTL: Fan out of 2 driving 74L compatibility driving 74LS 5V–10V–15V parametric ratings ...
Page 2
Schematic Diagrams www.fairchildsemi.com CD4001BC device shown Logical “1” HIGH Logical “0” LOW All inputs protected by standard CMOS protection circuit. CD4011BC device shown • B Logical ...
Page 3
Absolute Maximum Ratings (Note 2) Voltage at any Pin 0. Power Dissipation ( Dual-In-Line Small Outline V Range 0 Storage Temperature ( Lead Temperature ( (Soldering, 10 seconds) DC Electrical ...
Page 4
AC Electrical Characteristics 25 C, Input ns. C CD4011BC Symbol Parameter t Propagation Delay, PHL HIGH-to-LOW Level t Propagation Delay, PLH LOW-to-HIGH Level Transition Time THL TLH C ...
Page 5
Typical Performance Characteristics Typical Transfer Characteristics (Continued) 5 www.fairchildsemi.com ...
Page 6
Typical Performance Characteristics www.fairchildsemi.com (Continued) 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A 7 www.fairchildsemi.com ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide www.fairchildsemi.com Package Number M14D 8 ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...