CY7C028V-20AC

... Features True dual-ported memory cells which allow ■ simultaneous access of the same memory location 32K x 16 organization (CY7C027V/027AV ■ 64K x 16 organization (CY7C028V) ■ 32K x 18 organization (CY7C037AV) ■ 64K x 18 organization (CY7C038V) ■ 0.35 micron Complementary metal oxide semiconductor ■ ...

Contents Pin Configurations ........................................................... 3 Pin Configurations (continued) ........................................ 4 Selection Guide ................................................................ 4 Pin Definitions .................................................................. 5 Architecture ...................................................................... 5 Functional Description ..................................................... 5 Write Operation ........................................................... 5 Read Operation ........................................................... 5 Interrupts ..................................................................... 5 Busy ............................................................................ 6 Master/Slave ...

... VCC 15 R/WL 16 OEL 17 GND 18 GND 19 I/O15L 20 I/O14L 21 I/O13L 22 I/O12L 23 I/O11L 24 I/O10L Note 6. This pin is NC for CY7C027V/027AV. Document #: 38-06078 Rev. *D Figure 1. 100-Pin TQFP (Top View CY7C028V (64K x 16) CY7C027V/027AV (32K x 16 CY7C027V/027AV/028V CY7C037AV/038V A9R 74 A10R 73 A11R 72 A12R 71 A13R 70 A14R 69 A15R [ LBR 65 ...

Pin Configurations (continued) 100 A9L 1 A10L 2 A11L 3 A12L 4 A13L 5 A14L 6 [7] A15L 7 LBL 8 UBL 9 CE0L 10 CE1L 11 SEML 12 R/WL 13 OEL 14 VCC 15 GND 16 ...

... CY7C027V/027AV/037AV, FFFE for the CY7C028V/38V) is the mailbox for the left port. When one port writes to the other port’s mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox ...

... Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no after CE is taken effect ...

... Input capacitance IN C Output capacitance OUT Notes 8. Pulse width < 20 ns. 9. Industrial parts are available in CY7C028V and CY7C038V, CY7C027V/027AV only. 10 1/t = All inputs cycling 1/t (except output enable means no address or control lines change. This applies only to inputs at CMOS level standby I MAX ...

590  OUTPUT 435  (a) Normal Load (Load 1) 3.0V GND Switching Characteristics Over the Operating Range Parameter Description Read Cycle t Read cycle time RC t Address to ...

Switching Characteristics Over the Operating Range Parameter Description t Data hold from write end HD [17, 18] t R/W LOW to High Z HZWE [17, 18] t R/W HIGH to Low Z LZWE [21] t Write pulse to data delay ...

Switching Waveforms Figure 4. Read Cycle No. 1 (Either Port Address Access) ADDRESS OHA DATA OUT PREVIOUS DATA VALID Figure 5. Read Cycle No. 2 (Either Port CE/OE Access) CE and DATA OUT ...

Switching Waveforms (continued) Figure 7. Write Cycle No. 1: R/W Controlled Timing ADDRESS OE [32,33 R/W NOTE 35 DATA OUT DATA IN Figure 8. Write Cycle No Controlled Timing ADDRESS [32,33 R/W ...

Switching Waveforms (continued) Figure 9. Semaphore Read After Write Timing, Either Side A –A VALID ADRESS SEM I R/W OE Figure 10. Timing Diagram of Semaphore Contention A – R/W L ...

Switching Waveforms (continued) Figure 11. Timing Diagram of Read with BUSY (M/S=HIGH) ADDRESS R R/W R DATA ADDRESS L BUSY L DATA OUTL Figure 12. Write Timing with Busy Input (M/S=LOW) R/W BUSY Note 41. CE ...

Switching Waveforms (continued) Figure 13. Busy Timing Diagram No. 1 (CE Arbitration) CE Valid First: L ADDRESS L BUSY R CE Valid First: R ADDRESS L BUSY L Figure 14. Busy Timing ...

... Switching Waveforms (continued) Left Side Sets INT : R ADDRESS WRITE 7FFF (FFFF for CY7C028V/38V R/W L INT R [44] t INS Right Side Clears INT : R ADDRESS R INT R Right Side Sets INT : L ADDRESS WRITE 7FFE (FFFE for CY7C028V/38V R/W R INT L [44] t INS Left Side Clears INT ...

... Left port writes 1 to semaphore Right port writes 0 to semaphore Right port writes 1 to semaphore Left port writes 0 to semaphore Left port writes 1 to semaphore Notes 45. A and A ,FFFF/FFFE for the CY7C028V/038V. 0L–15L 0R–15R 46. If BUSY =L, then no change. R 47. If BUSY =L, then no change. ...

... CY7C027V-20AC CY7C027V-20AXC 25 CY7C027V-25AC CY7C027V-25AI CY7C027V-25AXC CY7C027AV-25AXI 64K x16 3.3 V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code 15 CY7C028V-15AXC CY7C028V-15AXI 20 CY7C028V-20AC CY7C028V-20AXC CY7C028V-20AI CY7C028V-20AXI 25 CY7C028V-25AC CY7C028V-25AXC 32K x18 3.3 V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code 20 CY7C037AV-20AXC 64K x18 3.3 V Asynchronous Dual-Port SRAM Speed (ns) ...

Ordering Code Definition Document #: 38-06078 Rev Operating Range C = Com m ercial I = Industrial free (RoHS Com pliant) Package: A=TQFP Speed Grade : 15ns/20ns/25ns ...

Package Diagram Figure 16. 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100 Document #: 38-06078 Rev. *D CY7C027V/027AV/028V CY7C037AV/038V 51-85048 *D Page [+] Feedback ...

... Acronyms Acronym Description CMOS complementary metal oxide semiconductor TQFP thin quad plastic flatpack I/O input/output SRAM static random access memory Document #: 38-06078 Rev. *D CY7C027V/027AV/028V CY7C037AV/038V Document Conventions Units of Measure Symbol Unit of Measure ns nano seconds V Volts µA micro Amperes mA milli Amperes  ...

... Document History Page Document Title: CY7C027V/027AV/CY7C028V/037AV/038V 3.3 V 32K/64K X 16/18 DUAL PORT STATIC RAM Document Number: 38-06078 Orig. of Rev. ECN No. Change ** 237626 YDT *A 259110 JHX *B 2623540 VKN/PYRS *C 2897217 RAME *D 3093542 ADMU Document #: 38-06078 Rev. *D Submission Description of Change Date 6/30/04 Converted data sheet from old spec 38-00670 to conform with new data sheet ...

... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...