IC SDRAM 128MBIT 125MHZ 54VFBGA

 

MT48V8M16LFB4-8:G TR

Manufacturer Part NumberMT48V8M16LFB4-8:G TR
DescriptionIC SDRAM 128MBIT 125MHZ 54VFBGA
ManufacturerMicron Technology Inc
MT48V8M16LFB4-8:G TR datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MT48V8M16LFB4-8:G TR

Format - MemoryRAMMemory TypeMobile SDRAM
Memory Size128M (8Mx16)Speed125MHz
InterfaceParallelVoltage - Supply2.3 V ~ 2.7 V
Operating Temperature0°C ~ 70°CPackage / Case54-VFBGA
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
Page 17/80

Download datasheet (3Mb)Embed
PrevNext
The mode register must be loaded when all banks are idle, and the controller must wait
the specified time before initiating the subsequent operation. Violating either of these
requirements will result in unspecified operation.
Burst Length (BL)
Read and write accesses to the SDRAM are burst oriented, with BL being programmable,
as shown in Figure 8 on page 20. BL determines the maximum number of column loca-
tions that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4,
or 8 locations are available for both the sequential and the interleaved burst types, and a
full-page burst is available for the sequential mode. The full-page burst is used in
conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.
If a full page burst is not terminated at the end of the page, it could wrap to column zero
and continue.
Reserved states cannot be used because unknown operation or incompatibility with
future versions may result.
When a READ or WRITE command is issued, a block of columns equal to BL is effectively
selected. All accesses for that burst take place within this block, meaning that the burst
will wrap within the block if a boundary is reached. The block is uniquely selected by A1–
A8 (x16) or A1–A7 (x32) when BL = 2; by A2–A8 (x16) or A2–A7 (x32) when BL = 4; and by
A3–A8 (x16) or A3–A7 (x32) when BL = 8. The remaining (least significant) address bit(s)
is (are) used to select the starting location within the block. Full-page bursts wrap within
the page if the boundary is reached.
Burst Type
Accesses within a given burst may be programmed either to be sequential or interleaved;
this is referred to as the burst type and is selected via bit M3. Note only a sequential burst
is allowed for full page bursts.
The ordering of accesses within a burst is determined by BL, the burst type, and the
starting column address, as shown in Table 6 on page 19.
PDF: 09005aef807f4885/Source: 09005aef8071a76b
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
128Mb: x16, x32 Mobile SDRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
17
Register Definition
©2001 Micron Technology, Inc. All rights reserved.