- Components/
- Integrated Circuits (ICs)/
- Memory/
MT48V8M16LFB4-8:G TR
MT48V8M16LFB4-8:G TR | |
|---|---|
| Manufacturer Part Number | MT48V8M16LFB4-8:G TR |
| Description | IC SDRAM 128MBIT 125MHZ 54VFBGA |
| Manufacturer | Micron Technology Inc |
| MT48V8M16LFB4-8:G TR datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of MT48V8M16LFB4-8:G TR | |||
|---|---|---|---|
| Format - Memory | RAM | Memory Type | Mobile SDRAM |
| Memory Size | 128M (8Mx16) | Speed | 125MHz |
| Interface | Parallel | Voltage - Supply | 2.3 V ~ 2.7 V |
| Operating Temperature | 0°C ~ 70°C | Package / Case | 54-VFBGA |
| Lead Free Status / RoHS Status | Lead free / RoHS Compliant | ||
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
PrevNext
automatically performed upon completion of the READ or WRITE burst, except in the
full-page burst mode where auto precharge does not apply. Auto precharge is nonpersis-
tent in that it is either enabled or disabled for each individual read or write command.
Auto precharge ensures that the precharge is initiated at the earliest valid stage within a
burst. The user must not issue another command to the same bank until the precharge
time (
issued at the earliest possible time, as described for each burst type in “Operation” on
page 26.
BURST TERMINATE
The BURST TERMINATE command is used to truncate either fixed-length or full-page
bursts. The most recently registered READ or WRITE command prior to the BURST
TERMINATE command will be truncated, as shown in the Operation section of this data
sheet. The BURST TERMINATE command does not precharge the row; the row will
remain open until a PRECHARGE command is issued.
AUTO REFRESH
AUTO REFRESH is used during normal operation of the SDRAM and is analogous to
CAS#-BEFORE-RAS# (CBR) refresh in conventional DRAMs. This command is nonper-
sistent, so it must be issued each time a refresh is required. All active banks must be
PRECHARGED prior to issuing an AUTO REFRESH command. The AUTO REFRESH
command should not be issued until the minimum
PRECHARGE command as shown in the operation section.
The addressing is generated by the internal refresh controller. This makes the address
bits “Don’t Care” during an AUTO REFRESH command. Regardless of device width, the
128Mb SDRAM requires 4,096 AUTO REFRESH cycles every 64ms (commercial and
industrial) or 16ms (automotive). Providing a distributed AUTO REFRESH command
every 15.625µs (commercial and industrial) or 3.906µs (automotive) will meet the
refresh requirement and ensure that each row is refreshed. Alternatively, 4,096 AUTO
REFRESH commands can be issued in a burst at the minimum cycle rate (
every 64ms (commercial and industrial) or 16ms (automotive).
SELF REFRESH
The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest
of the system is powered down. When in the self refresh mode, the SDRAM retains data
without external clocking. The SELF REFRESH command is initiated like an AUTO
REFRESH command except CKE is disabled (LOW). After the SELF REFRESH command
is registered, all the inputs to the SDRAM become “Don’t Care” with the exception of
CKE, which must remain LOW.
After self refresh mode is engaged, the SDRAM provides its own internal clocking,
causing it to perform its own auto refresh cycles. The SDRAM must remain in self refresh
mode for a minimum period equal to
indefinite period beyond that.
The procedure for exiting self refresh requires a sequence of commands. First, CLK must
be stable (stable clock is defined as a signal cycling within timing constraints specified
for the clock pin) prior to CKE going back HIGH. After CKE is HIGH, the SDRAM must
have NOP commands issued (a minimum of 2 clocks, regardless of clock frequency) for
t
XSR because time is required for the completion of any internal refresh in progress.
PDF: 09005aef807f4885/Source: 09005aef8071a76b
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
t
RP) is completed. This is determined as if an explicit PRECHARGE command was
t
25
128Mb: x16, x32 Mobile SDRAM
Register Definition
t
RP has been met after the
RAS and may remain in self refresh mode for an
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001 Micron Technology, Inc. All rights reserved.
t
RFC), once
Related parts for MT48V8M16LFB4-8:G TR | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 MT48V8M16LFB4-8:G |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-8 IT:G |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-8 IT:G TR |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-10 IT:G |
IC SDRAM 128MBIT 100MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-10 IT:G TR |
IC SDRAM 128MBIT 100MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-10:G |
IC SDRAM 128MBIT 100MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-10:G TR |
IC SDRAM 128MBIT 100MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-8 XT:G |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFB4-8 XT:G TR |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFF4-8 IT:G TR |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFF4-8 IT:G |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFF4-10 IT:G |
IC SDRAM 128MBIT 100MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFF4-10:G |
IC SDRAM 128MBIT 100MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFF4-8 XT:G |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
|
MT48V8M16LFF4-8 XT:G TR |
IC SDRAM 128MBIT 125MHZ 54VFBGA | Micron Technology Inc |
|
