IC SDRAM 128MBIT 125MHZ 54VFBGA

 

MT48V8M16LFB4-8:G TR

Manufacturer Part NumberMT48V8M16LFB4-8:G TR
DescriptionIC SDRAM 128MBIT 125MHZ 54VFBGA
ManufacturerMicron Technology Inc
MT48V8M16LFB4-8:G TR datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MT48V8M16LFB4-8:G TR

Format - MemoryRAMMemory TypeMobile SDRAM
Memory Size128M (8Mx16)Speed125MHz
InterfaceParallelVoltage - Supply2.3 V ~ 2.7 V
Operating Temperature0°C ~ 70°CPackage / Case54-VFBGA
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
Page 44/80

Download datasheet (3Mb)Embed
PrevNext
Table 9:
Truth Table – CKE
Notes 1–4 apply to entire table
CKE
CKE
Current State
n - 1
n
L
L
Power-down
Self refresh
Clock suspend
L
H
Power-down
Self refresh
Clock suspend
H
L
All banks idle
All banks idle
Reading or writing
H
H
Notes:
1. CKE
clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge n.
3. COMMAND
MAND
4. All states and sequences not shown are illegal or reserved.
5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for
clock edge n + 1 (provided that
6. Exiting self refresh at clock edge n will put the device in the all banks idle state after
met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring
during the
period.
7. After exiting clock suspend at clock edge n, the device will resume operation and recognize
the next command at clock edge n + 1.
PDF: 09005aef807f4885/Source: 09005aef8071a76b
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
Comand
n
X
X
X
COMMAND INHIBIT or NOP
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
AUTO REFRESH
WRITE or NOP
See Table 10 on page 45
is the logic state of CKE at clock edge n; CKE
n
is the command registered at clock edge n, and ACTION
n
.
n
t
CKS is met).
t
XSR period. A minimum of two NOP commands must be provided during
44
128Mb: x16, x32 Mobile SDRAM
Action
Maintain power-down
Maintain self refresh
Maintain clock suspend
Exit power-down
Exit self refresh
Exit clock suspend
Power-down entry
self refresh entry
Clock suspend entry
was the state of CKE at the previous
n - 1
is a result of COM-
n
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001 Micron Technology, Inc. All rights reserved.
READs
Notes
5
6
7
t
XSR is
t
XSR