IC SDRAM 128MBIT 125MHZ 54VFBGA

 

MT48V8M16LFB4-8:G TR

Manufacturer Part NumberMT48V8M16LFB4-8:G TR
DescriptionIC SDRAM 128MBIT 125MHZ 54VFBGA
ManufacturerMicron Technology Inc
MT48V8M16LFB4-8:G TR datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MT48V8M16LFB4-8:G TR

Format - MemoryRAMMemory TypeMobile SDRAM
Memory Size128M (8Mx16)Speed125MHz
InterfaceParallelVoltage - Supply2.3 V ~ 2.7 V
Operating Temperature0°C ~ 70°CPackage / Case54-VFBGA
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
Page 63/80

Download datasheet (3Mb)Embed
PrevNext
Figure 42:
Self Refresh Mode
T0
CLK
t CK
CKE
t CKS
t CKH
t CMS
t CMH
COMMAND
PRECHARGE
DQMU, DQML
A0–A9, A11
ALL BANKS
A10
SINGLE BANK
t
t
AS
AH
BA0, BA1
BANK(S)
High-Z
DQ
Precharge all
active banks
Notes:
1. No maximum time limit for self refresh.
t
2.
XSR requires a minimum of 2 clocks regardless of frequency or timing.
3. As a general rule, any time self refresh is exited, the DRAM may not reenter the self refresh
mode until all rows have been refreshed via the AUTO REFRESH command at the distrib-
uted refresh rate, (
allowed. Self refresh mode may be reentered any time after exiting if the following condi-
tions are all met:
3a. The DRAM has been in the self refresh mode for a minimum of 64ms prior to exiting.
3b.
3c. At least two AUTO REFRESH commands are performed during each 15.625µs interval
4. Self refresh is not supported on automotive temperature (AT) devices.
PDF: 09005aef807f4885/Source: 09005aef8071a76b
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
T1
T2
(
(
t CL
)
)
(
(
t CH
)
)
t CKS
> t RAS
1
(
(
)
)
(
(
)
)
AUTO
NOP
REFRESH
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
t RP
Enter self refresh mode
CLK stable prior to exiting
self refresh mode
t
REF/number of rows), or faster. However, the following exception is
t
XSR has not been violated.
while the DRAM remains out of the self refresh mode. See Table 17 on page 53.
63
128Mb: x16, x32 Mobile SDRAM
Timing Diagrams
Tn + 1
To + 1
To + 2
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
AUTO
NOP
REFRESH
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
(
(
)
)
t XSR
2
Exit self refresh mode
(Restart refresh time base)
DON’T CARE
t
RAS (MAX) only applies to non-self refresh mode.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001 Micron Technology, Inc. All rights reserved.