IC SDRAM 128MBIT 125MHZ 54VFBGA

 

MT48V8M16LFB4-8:G TR

Manufacturer Part NumberMT48V8M16LFB4-8:G TR
DescriptionIC SDRAM 128MBIT 125MHZ 54VFBGA
ManufacturerMicron Technology Inc
MT48V8M16LFB4-8:G TR datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MT48V8M16LFB4-8:G TR

Format - MemoryRAMMemory TypeMobile SDRAM
Memory Size128M (8Mx16)Speed125MHz
InterfaceParallelVoltage - Supply2.3 V ~ 2.7 V
Operating Temperature0°C ~ 70°CPackage / Case54-VFBGA
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
Page 73/80

Download datasheet (3Mb)Embed
PrevNext
Figure 52:
Single Write – Without Auto Precharge
T0
T1
CLK
t CK
t CKS
t CKH
CKE
t CMS
t CMH
COMMAND
ACTIVE
NOP
DQMU, DQML
t AS
t AH
A0–A9, A11
ROW
t AS
t AH
ROW
A10
DISABLE AUTO PRECHARGE
t AS
t AH
BA0, BA1
BANK
DQ
t RCD
t RAS
t RC
Notes:
1. For this example, BL = 1, and the WRITE burst is followed by a “manual” PRECHARGE.
2. 15ns is required between <D
3. x16: A9 and A11 = “Don’t Care.”
x32: A8, A9, and A11 = “Don’t Care.”
4. PRECHARGE command not allowed or
See Table 17 on page 53.
PDF: 09005aef807f4885/Source: 09005aef8071a76b
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
T2
T3
T4
t CL
t CH
NOP 4
NOP 4
WRITE
t CMS
t CMH
COLUMN m 3
BANK
t DS
t DH
D
m
IN
t WR
2
m> and the PRECHARGE command regardless of frequency.
IN
t
Micron Technology, Inc., reserves the right to change products or specifications without notice.
73
128Mb: x16, x32 Mobile SDRAM
Timing Diagrams
T5
T6
T7
PRECHARGE
NOP
ACTIVE
ALL BANKS
ROW
SINGLE BANK
BANK
BANK
t RP
RAS would be violated.
©2001 Micron Technology, Inc. All rights reserved.
T8
NOP
DON’T CARE