MT46H32M32LFCM-6 L IT:A TR Micron Technology Inc, MT46H32M32LFCM-6 L IT:A TR Datasheet
MT46H32M32LFCM-6 L IT:A TR
Specifications of MT46H32M32LFCM-6 L IT:A TR
Related parts for MT46H32M32LFCM-6 L IT:A TR
MT46H32M32LFCM-6 L IT:A TR Summary of contents
Page 1
Mobile Low-Power DDR SDRAM MT46H64M16LF – 16 Meg Banks MT46H32M32LF – 8 Meg Banks Features • 1.70–1.95V DD DDQ • Bidirectional data strobe per byte of data (DQS) • ...
Page 2
Table 2: Configuration Addressing – 1Gb Architecture 64 Meg x 16 Configuration 16 Meg banks Refresh count Row addressing 16K (A[13:0]) Column addressing 1K (A[9:0]) Figure 1: 1Gb Mobile LPDDR Part Numbering MT 46 Micron Technology ...
Page 3
Contents General Description ......................................................................................................................................... 8 Functional Block Diagrams ............................................................................................................................... 9 Ball Assignments and Descriptions ................................................................................................................. 11 Package Dimensions ...................................................................................................................................... 15 Electrical Specifications .................................................................................................................................. 17 Electrical Specifications – I Parameters ........................................................................................................ 20 DD Electrical Specifications – AC Operating Conditions ......................................................................................... 24 ...
Page 4
Rev. G – 06/08 ............................................................................................................................................ 93 Rev. F – 04/08Rev. E – 03/08 ........................................................................................................................ 93 Rev. D – 02/08 ............................................................................................................................................ 94 Rev. C – 09/07 ............................................................................................................................................. 94 Rev. B – 07/07 ............................................................................................................................................. 94 Rev. A – 02/07 ............................................................................................................................................. 94 Revision ...
Page 5
List of Tables Table 1: Key Timing Parameters ( .......................................................................................................... 1 Table 2: Configuration Addressing – 1Gb .......................................................................................................... 2 Table 3: VFBGA Ball Descriptions .................................................................................................................. 13 Table 4: Absolute Maximum Ratings .............................................................................................................. 17 Table 5: AC/DC Electrical Characteristics ...
Page 6
List of Figures Figure 1: 1Gb Mobile LPDDR Part Numbering .................................................................................................. 2 Figure 2: Functional Block Diagram (x16) ......................................................................................................... 9 Figure 3: Functional Block Diagram (x32) ....................................................................................................... 10 Figure 4: 60-Ball VFBGA – 10mm x 11.5mm (Top View) ................................................................................... 11 ...
Page 7
Figure 51: Power-Down Mode (Active or Precharge) ....................................................................................... 90 Figure 52: Deep Power-Down Mode .............................................................................................................. 91 Figure 53: Clock Stop Mode ........................................................................................................................... 92 PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN 1Gb: x16, x32 Mobile LPDDR SDRAM 7 Micron Technology, ...
Page 8
... General Description The 1Gb Mobile low-power DDR SDRAM is a high-speed CMOS, dynamic random-ac- cess memory containing 1,073,741,824 bits internally configured as a quad-bank DRAM. Each of the x16’s 268,435,456-bit banks is organized as 16,384 rows by 1,024 col- umns by 16 bits. Each of the x32’s 268,435,456-bit banks is organized as 8,192 rows by 1,024 columns by 32 bits. In the reduced page-size (LG) option, each of the x32’ ...
Page 9
... Extended mode register Address address BA0, BA1 register PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN Bank 2 Bank 1 Bank 0 Row- address row- Bank 0 address Mux memory latch array and decoder Sense amplifiers I/O gating 2 DM mask logic Bank control logic 2 Column decoder Column- address ...
Page 10
... Address, Address BA0, BA1 register PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN Bank 2 Bank 1 Refresh counter Bank 0 Row- row- address Bank 0 address MUX memory latch array and decoder Sense amplifiers I/O gating 2 DM mask logic Bank control logic 2 Column decoder Column- address counter/ ...
Page 11
Ball Assignments and Descriptions Figure 4: 60-Ball VFBGA – 10mm x 11.5mm (Top View Note test pin that must be tied to V PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf ...
Page 12
Figure 5: 90-Ball VFBGA – 10mm x 13mm (Top View test pin that must be tied to V Note: PDF: 09005aef82ce3074 ...
Page 13
... Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ or WRITE commands, to select one location out of the memory array in the respective bank. During a PRECHARGE command, A10 deter- mines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH) ...
Page 14
Table 3: VFBGA Ball Descriptions (Continued) Symbol V DNU/A13 PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN Type Description Supply DQ power supply. DDQ V Supply DQ ground. SSQ V Supply Power supply Supply Ground. SS – NC ...
Page 15
Package Dimensions Figure 6: 60-Ball VFBGA (10mm x 11.5mm) Seating plane 0 60X Ø0.45 Dimensions apply to solder balls post-reflow. The pre-reflow balls are Ø0.42 on Ø0.4 SMD ball pads. 3.6 7.2 0.8 TYP 0.8 ...
Page 16
Figure 7: 90-Ball VFBGA (10mm x 13mm) Seating plane A 0.1 A 90X Ø0.45 Dimensions apply to solder balls post-reflow. The pre-reflow balls are Ø0.42 on Ø0 SMD ball pads. 5.6 11.2 0.8 TYP 3.2 1. All dimensions ...
Page 17
Electrical Specifications Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other condi- tions above those indicated in the operational sections ...
Page 18
Table 5: AC/DC Electrical Characteristics and Operating Conditions (Continued) Notes 1–5 apply to all parameters/conditions in this table; V Parameter/Condition Output leakage current (DQ are disabled; 0V ≤ V ≤ V OUT DDQ Operating temperature Commercial Industrial 1. All voltages ...
Page 19
Table 6: Capacitance (x16, x32) (Continued) Note 1 applies to all the parameters in this table Parameter Delta input capacitance: CK, CK# Input capacitance: command and address Delta input capacitance: command and address Input/output capacitance: DQ, DQS, DM Delta input/output ...
Page 20
Electrical Specifications – I Table 7: I Specifications and Conditions (x16) DD Notes 1–5 apply to all the parameters/conditions in this table; V Parameter/Condition Operating 1 bank active precharge current (MIN); CKE is HIGH HIGH between ...
Page 21
Table 8: I Specifications and Conditions (x32) DD Notes 1–5 apply to all parameters/conditions in this table; V Parameter/Condition Operating 1 bank active precharge current (MIN (MIN); CKE is HIGH ...
Page 22
Table 9: I Specifications and Conditions DD6 Notes 1–5, 7, and 12 apply to all the parameters/conditions in this table; V Parameter/Condition Self refresh CKE = LOW (MIN); Address and control inputs are stable; Data ...
Page 23
Figure 8: Typical Self Refresh Current vs. Temperature 1300 1200 1100 1000 900 800 700 600 500 400 300 200 100 –40 –35 –30 –25 –20 –15 –10 PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN 1Gb: x16, x32 Mobile ...
Page 24
Electrical Specifications – AC Operating Conditions Table 10: Electrical Characteristics and Recommended AC Operating Conditions Notes 1–9 apply to all the parameters in this table; V Parameter Access window from CK/CK# Clock ...
Page 25
Table 10: Electrical Characteristics and Recommended AC Operating Conditions (Continued) Notes 1–9 apply to all the parameters in this table; V Parameter Data-out High window from CK/CK# Data-out Low-Z window from CK/CK# Address ...
Page 26
Table 10: Electrical Characteristics and Recommended AC Operating Conditions (Continued) Notes 1–9 apply to all the parameters in this table; V Parameter DQS write preamble setup time DQS write postamble Write recovery time Internal WRITE-to-READ command delay Exit power-down mode ...
Page 27
Referenced to each output group: for x16, LDQS with DQ[7:0]; and UDQS with DQ[15:8]. 14. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/ 15. The transition time for ...
Page 28
Output Drive Characteristics Table 11: Target Output Drive Characteristics (Full Strength) Notes 1–2 apply to all values; characteristics are specified under best and worst process variations/conditions Voltage (V) 0.00 0.10 0.20 0.30 0.40 0.50 0.60 0.70 0.80 0.85 0.90 0.95 ...
Page 29
Table 12: Target Output Drive Characteristics (Three-Quarter Strength) Notes 1–3 apply to all values; characteristics are specified under best and worst process variations/conditions Voltage (V) 0.00 0.10 0.20 0.30 0.40 0.50 0.60 0.70 0.80 0.85 0.90 0.95 1.00 1.10 1.20 ...
Page 30
Table 13: Target Output Drive Characteristics (One-Half Strength) Notes 1–3 apply to all values; characteristics are specified under best and worst process variations/conditions Voltage (V) 0.00 0.10 0.20 0.30 0.40 0.50 0.60 0.70 0.80 0.85 0.90 0.95 1.00 1.10 1.20 ...
Page 31
... An auto refresh mode is provided, along with a power-saving power-down mode. Deep power-down mode is offered to achieve maximum power reduction by eliminating the power of the memory array. Data will not be retained after the device enters deep power- down mode. Two self refresh features, temperature-compensated self refresh (TCSR) and partial-ar- ray self refresh (PASR), offer additional power savings ...
Page 32
Commands A quick reference for available commands is provided in Table 14 and Table 15 (page 33), followed by a written description of each command. Three additional truth tables (Table 16 (page 39), Table 17 (page 40), and Table 18 ...
Page 33
Table 15: DM Operation Truth Table Name (Function) Write enable Write inhibit 1. Used to mask write data; provided coincident with the corresponding data. Notes: 2. All states and sequences not shown are reserved and/or illegal. DESELECT The DESELECT function ...
Page 34
Figure 9: ACTIVE Command RAS# CAS# Address BA0, BA1 READ The READ command is used to initiate a burst read access to an active row. The values on the BA0 and BA1 inputs select the bank; the address provided on ...
Page 35
... Input data appearing on the DQ is written to the memory array, subject to the DM input logic level appearing coincident with the data given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location ...
Page 36
Figure 11: WRITE Command RAS# CAS# Address BA0, BA1 enable auto precharge; DIS AP = disable auto precharge. Note: PRECHARGE The PRECHARGE command is used to deactivate the open row in a particular bank or the ...
Page 37
Figure 12: PRECHARGE Command RAS# CAS# Address BA0, BA1 1. If A10 is HIGH, bank address becomes “Don’t Care.” Note: BURST TERMINATE The BURST TERMINATE command is used to truncate READ bursts with auto pre- charge disabled. The most recently ...
Page 38
... SELF REFRESH The SELF REFRESH command is used to place the device in self refresh mode; self re- fresh mode is used to retain data in the memory device while the rest of the system is powered down. When in self refresh mode, the device retains data without external clock- ing. The SELF REFRESH command is initiated like an AUTO REFRESH command, except that CKE is disabled (LOW). After the SELF REFRESH command is registered, all inputs to the device become “ ...
Page 39
Truth Tables Table 16: Truth Table – Current State Bank n – Command to Bank n Notes 1–6 apply to all parameters in this table Current State CS# RAS# Any Idle ...
Page 40
The states listed below must not be interrupted by any executable command; DESELECT 6. All states and sequences not shown are illegal or reserved. 7. Not bank-specific; requires that all banks are idle, and bursts are not in progress. ...
Page 41
Table 17: Truth Table – Current State Bank n – Command to Bank m (Continued) Notes 1–6 apply to all parameters in this table Current State CS# RAS# Read (with auto L L precharge ...
Page 42
AUTO REFRESH and LOAD MODE REGISTER commands can only be issued when all 5. All states and sequences not shown are illegal or reserved. 6. Requires appropriate DM masking WRITE command can be applied after the completion ...
Page 43
Table 18: Truth Table – CKE Notes 1–4 apply to all parameters in this table Current State CKE Active power-down L Deep power-down L Precharge power-down L Self refresh L Active power-down L Deep power-down L Precharge ...
Page 44
State Diagram Figure 14: Simplified State Diagram Power Power on applied PRE PREALL LMR LMR EMR WRITE WRITE A PRE ACT = ACTIVE AREF = AUTO REFRESH BST = BURST TERMINATE CKEH = Exit power-down CKEL = Enter power-down DPD ...
Page 45
Initialization Prior to normal operation, the device must be powered up and initialized in a prede- fined manner. Using initialization procedures other than those specified will result in undefined operation. If there is an interruption to the device power, the ...
Page 46
Figure 15: Initialize and Load Mode Registers ( ( ) ) DDQ CK LVCMOS HIGH LEVEL ( ( ) ) CKE ( ( ) ...
Page 47
Figure 16: Alternate Initialization with CKE LOW ( ( ) ) DDQ CK LVCMOS ( ( CKE LOW level ) ) ( ( ) ...
Page 48
... Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait quent operation ...
Page 49
When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap when a boundary is ...
Page 50
Table 19: Burst Definition Table (Continued) Burst Length Starting Column Address ...
Page 51
Figure 18: CAS Latency Command Command Operating Mode The normal operating mode is selected by issuing a LOAD MODE REGISTER command with bits A[n:7] each set to zero, and bits A[6:0] set to the desired values. All other combinations of ...
Page 52
Extended Mode Register The EMR controls additional functions beyond those set by the mode registers. These additional functions include drive strength, TCSR, and PASR. The EMR is programmed via the LOAD MODE REGISTER command with BA0 = 0 and BA1 ...
Page 53
... Partial-Array Self Refresh For further power savings during self refresh, the partial-array self refresh (PASR) fea- ture enables the controller to select the amount of memory to be refreshed during self refresh. The refresh options include: • Full array: banks and 3 • One-half array: banks 0 and 1 • ...
Page 54
Status Read Register The status read register (SRR) is used to read the manufacturer ID, revision ID, refresh multiplier, width type, and density of the device, as shown in Figure 21 (page 55). The SRR is read via the LOAD ...
Page 55
... Reserved Reserved 0.25X Reserved Notes: 1. Reserved bits should be set to 0 for future compatibility. 2. Refresh multiplier is based on the memory device on-board temperature sensor. Re- PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 S12 S11 S10 Refresh Rate Revision ID ...
Page 56
Bank/Row Activation Before any READ or WRITE commands can be issued to a bank within the device, a row in that bank must be opened. This is accomplished via the ACTIVE command, which selects both the bank and the row ...
Page 57
READ Operation READ burst operations are initiated with a READ command, as shown in Figure 10 (page 35). The starting column and bank addresses are provided with the READ com- mand, and auto precharge is either enabled or disabled for ...
Page 58
Figure 22: READ Burst T0 CK# CK Command READ Address Bank a, Col n DQS DQ T0 CK# CK Command ...
Page 59
Figure 23: Consecutive READ Bursts T0 CK# CK Command READ Bank, Address Col n DQS DQ T0 CK# CK Command READ Bank, Address Col n DQS Notes (if 4, the ...
Page 60
Figure 24: Nonconsecutive READ Bursts T0 CK# CK Command READ Bank, Address Col n DQS DQ T0 CK# CK Command READ Bank, Address Col n DQS Notes (if burst is ...
Page 61
Figure 25: Random Read Accesses T0 CK# CK Command READ Bank, Address Col n DQS DQ T0 CK# CK Command READ Bank, Address Col n DQS Notes (if 4, ...
Page 62
Figure 26: Terminating a READ Burst T0 CK# CK Command 1 READ Bank a, Address Col n DQS CK# CK Command 1 READ Bank a, Address Col n DQS ...
Page 63
Figure 27: READ-to-WRITE T0 CK# CK Command 1 READ Bank, Address Col n DQS 3 CK# CK Command 1 READ Bank, Address Col n DQS 3 the cases shown (applies ...
Page 64
Figure 28: READ-to-PRECHARGE T0 CK# CK Command 1 READ Banka, Address Col n DQS DQ4 T0 CK# CK Command 1 READ Banka, Address Col n DQS interrupted burst 16. ...
Page 65
Figure 29: Data Output Timing – CK# CK LDQS DQ (Last data valid (First data no longer valid) DQ (Last data valid) DQ (First data no longer valid) DQ[7:0] and LDQS, collectively UDQS ...
Page 66
The data valid window is derived for each DQS transitions and is defined as 7. DQ8, DQ9, DQ10, DQ11, DQ12, DQ13, DQ14, or DQ15. Figure 30: Data Output Timing – T1 CK# CK DQS0/DQS1/DQS2/DQS3 4 DQ (Last data valid) ...
Page 67
Figure 31: Data Output Timing – T0 CK# CK Command READ NOP DQS or LDQS/UDQS 2 All DQ values, collectively 3 1. Commands other than NOP can be valid during this cycle. Notes transitioning after DQS transitions define ...
Page 68
... Figure 32 (page 69) (this timing applies to all WRITE operations). Input data appearing on the data bus is written to the memory array subject to the state of data mask (DM) inputs coincident with the data registered LOW, the corre- sponding data will be written registered HIGH, the corresponding data will be ignored, and the write will not be executed to that byte/column location ...
Page 69
Data for any WRITE burst can be truncated by a subsequent PRECHARGE command, as shown in Figure 42 (page 78) and Figure 43 (page 79). Note that only the data-in pairs that are registered prior to the any subsequent data-in ...
Page 70
Figure 33: Write – DM Operation CKE Command 1 ACTIVE NOP Row Address A10 Row BA0, BA1 Bank ...
Page 71
Figure 34: WRITE Burst Command Address t DQSS (NOM) t DQSS (MIN) t DQSS (MAX uninterrupted burst shown. Notes: 2. A10 is LOW with the WRITE command (auto precharge is disabled PDF: 09005aef82ce3074 ...
Page 72
Figure 35: Consecutive WRITE-to-WRITE T0 CK Command WRITE Bank, Address Col b t DQSS (NOM) DQS Each WRITE command can be to any bank. Notes uninterrupted burst shown. ...
Page 73
Figure 37: Random WRITE Cycles T0 CK# CK 1,2 Command WRITE Bank, Address Col b t DQSS (NOM) DQS DQ 3,4 DM Notes: 1. Each WRITE command can be to any bank. 2. Programmed ...
Page 74
Figure 38: WRITE-to-READ – Uninterrupting T0 CK Command 2,3 WRITE Bank a, Address Col DQSSnom DQSS DQS DQSSmin DQSS DQS DQSSmax DQSS DQS ...
Page 75
Figure 39: WRITE-to-READ – Interrupting T0 CK# CK Command 1,2 WRITE Bank a, Address Col DQSS (NOM) DQSS 4 DQS DQSS (MIN) DQSS 4 DQS ...
Page 76
Figure 40: WRITE-to-READ – Odd Number of Data, Interrupting T0 CK Command 2 WRITE Bank a, Address Col DQSS (NOM) DQSS 4 DQS DQSS (MIN) DQSS 4 DQS 5 D ...
Page 77
Figure 41: WRITE-to-PRECHARGE – Uninterrupting T0 CK Command 2,4 WRITE Bank a, Address Col DQSS (NOM) DQSS DQS DQSS (MIN) DQSS DQS DQSS ...
Page 78
Figure 42: WRITE-to-PRECHARGE – Interrupting T0 CK Command 2 WRITE Bank a, Address Col DQSS (NOM) DQSS 5 DQS DQSS (MIN) DQSS 5 DQS ...
Page 79
Figure 43: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting T0 CK Command 2 WRITE Bank a, Address Col b t DQSS (NOM) t DQSS 5, 6 DQS DQSS (MIN) t DQSS 5, 6 ...
Page 80
PRECHARGE Operation The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time ( mines whether one ...
Page 81
Concurrent Auto Precharge This device supports concurrent auto precharge such that when a READ with auto pre- charge is enabled or a WRITE with auto precharge is enabled, any command to another bank is supported, as long as that command ...
Page 82
Figure 44: Bank Read – With Auto Precharge CKE Command NOP ACTIVE Address Row A10 Row BA0, ...
Page 83
Figure 45: Bank Read – Without Auto Precharge CKE Command 1 NOP ACTIVE Row Address A10 Row BA0, BA1 ...
Page 84
Refer to Figure 29 (page 65) and Figure 30 (page 66) for DQS and DQ timing details Figure 46: Bank Write – With Auto Precharge CKE t ...
Page 85
Figure 47: Bank Write – Without Auto Precharge CKE Command 1 NOP ACTIVE Address Row A10 Row BA0, ...
Page 86
AUTO REFRESH Operation Auto refresh mode is used during normal operation of the device and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in FPM/EDO DRAM. The AUTO REFRESH com- mand is nonpersistent and must be issued each time a refresh is ...
Page 87
SELF REFRESH Operation The SELF REFRESH command can be used to retain data in the device while the rest of the system is powered down. When in self refresh mode, the device retains data without external clocking. The SELF REFRESH ...
Page 88
Figure 49: Self Refresh Mode T0 CK 1,2 CKE Command NOP Address DQS Clock must be stable, cycling within specifications by Ta0, ...
Page 89
Figure 50: Power-down Entry (in Active or Precharge Mode) RAS#, CAS#, WE# RAS#, CAS#, WE# PDF: 09005aef82ce3074 1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN 1Gb: x16, x32 Mobile LPDDR SDRAM CK# CK CKE CS# Or CS# Address BA0, BA1 Don’t Care ...
Page 90
... Deep Power-Down Deep power-down (DPD operating mode used to achieve maximum power reduc- tion by eliminating power to the memory array. Data will not be retained after the device enters DPD mode. Before entering DPD mode the device must be in the all banks idle state with no activity on the data bus ( LOW with RAS# and CAS# HIGH at the rising edge of the clock while CKE is LOW ...
Page 91
Figure 52: Deep Power-Down Mode T0 CK# CK CKE 1 Command NOP All banks idle with no activity on the data bus 1. Clock must be stable prior to CKE going HIGH. Notes: 2. DPD = deep power-down. 3. Upon ...
Page 92
Clock Change Frequency One method of controlling the power efficiency in applications is to throttle the clock that controls the device. The clock can be controlled by changing the clock frequency or stopping the clock. The device enables the clock ...
Page 93
Revision History Rev. K – 07/09 • Changed Rev. J – 06/09 • Modified I Rev. I – 03/09 • Added a note to the • Added a second paragraph to SELF REFRESH (page 38). • Added Rev. H – ...
Page 94
Table 9, “Idd6 Specifications and Conditions” – Table 10, “Electrical Characteristics and Recommended AC Operating Conditions” – Added Table 12, “Target Output Drive Characteristics (Three-Quarter Strength)” Rev. D – 02/08 • Deleted reference to Endur-IC Rev. C – 09/07 ...
Page 95
Removed 70°C and 15°C values from Table 9: “Idd6 Specifications and Conditions” as they are redundant and are shown in Figure 9: “Typical Idd6 Curves” • Changed the following specification: tRC -75 to 67.5ns, and removed note 21 from ...