M95512-RDW6P STMicroelectronics, M95512-RDW6P Datasheet - Page 10

IC EEPROM 512KBIT 2MHZ 8TSSOP

M95512-RDW6P

Manufacturer Part Number
M95512-RDW6P
Description
IC EEPROM 512KBIT 2MHZ 8TSSOP
Manufacturer
STMicroelectronics
Datasheet

Specifications of M95512-RDW6P

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
512K (64K x 8)
Speed
2MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M95512-RDW6P
Manufacturer:
ST
0
Connecting to the SPI bus
3
10/48
Connecting to the SPI bus
These devices are fully compatible with the SPI protocol.
All instructions, addresses and input data bytes are shifted in to the device, most significant
bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C)
after Chip Select (S) goes low.
All output data bytes are shifted out of the device, most significant bit first. The Serial Data
Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction
(such as the Read from Memory Array and Read Status Register instructions) have been
clocked into the device.
Figure 4.
1. The Write Protect (W) and Hold (HOLD) signals should be driven, high or low as appropriate.
Figure 4
Only one device is selected at a time, so only one device drives the Serial Data Output (Q)
line at a time, the other devices are high impedance.
A pull-up resistor connected on each /S input (represented in
slave device on the SPI bus is not selected if the bus master leaves the /S line in the high
impedance state.
In applications where the Bus Master might enter a state where all inputs/outputs SPI lines
are in high impedance at the same time (for example, if the Bus Master is reset during the
transmission of an instruction), the clock line (C) must be connected to an external pull-
down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low
(while the S line is pulled high). This ensures that S and C do not become high at the same
time, and so, that the t
The typical value of R is 100 k ,.
shows an example of three memory devices connected to an MCU, on an SPI bus.
Bus master and memory devices on the SPI bus
SHCH
requirement is met.
Doc ID 11124 Rev 14
M95512-DR, M95512-W, M95512-R
Figure
4) ensures that each

Related parts for M95512-RDW6P