N25Q128A11TF840F

Manufacturer Part NumberN25Q128A11TF840F
DescriptionIC SRL FLASH 128MB NMX 8-VDFPN
ManufacturerNUMONYX
SeriesForté™
N25Q128A11TF840F datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of N25Q128A11TF840F

Format - MemoryFLASHMemory TypeFLASH
Memory Size128M (16M x 8)Speed108MHz
InterfaceSPI, 3-Wire SerialVoltage - Supply1.7 V ~ 2 V
Operating Temperature-40°C ~ 85°CPackage / Case*
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
Page 161
162
Page 162
163
Page 163
164
Page 164
165
Page 165
166
Page 166
167
Page 167
168
Page 168
169
Page 169
170
Page 170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
Page 165/185

Download datasheet (6Mb)Embed
PrevNext
Figure 104. XiP: enter by VCR 2/2 (QIOFR in normal SPI protocol example)
S
Mode 3
0
1
2
3
4
C
Mode 0
Instruction
DQ0
Don’t Care
DQ1
Don’t Care
DQ2
DQ3
‘1’
Note:
Xb is the XIP Confirmation bit, and it should be set to '0' to keep XIP state or '1' to exit XIP
mode and return to standard read mode.
10.3
XIP mode hold and exit
The XIP mode does require at least one additional clock cycle to allow the XIP Confirmation
bit to be sent to the memory on DQ0 during the first dummy clock cycle.
The device decodes the XIP Confirmation bit with the scheme:
XIP Confirmation bit=0 means to hold XIP Mode
XIP Confirmation bit=1 means to exit XIP Mode and comes back to read mode, that
means codifying the first byte after the next chip select as an instruction code.
In Dual I/O XIP mode, the values of DQ1 during the first dummy clock cycle after the
addresses is always Don't Care.
In Quad I/O XIP mode, the values of DQ3, DQ2 and DQ1 during the first dummy clock cycle
after the addresses are always Don't Care.
In Dual and Single I/O XIP mode, in presence of the RESET pin enabled (in devices with a
dedicated part number), a low pulse on that pin resets the XIP protocol as defined by the
Volatile Configuration Register, reporting the memory at the state of last power up, as
defined by the Non Volatile Configuration Register. In Quad I/O XiP modes, it is possible to
reset the memory (for devices with a dedicated part number) only when the device is
deselected. See
Section 16: Ordering
5
6
7
8
9 10 11 12 13 14
15 16
4
0
4
0
Xb
4
0
5
1
5
1
5
1
6
2
6
2
6
2
7
3
7
3
7
3
A23-16 A15-8 A7-0
Dummy (ex.: 6)
information.
17 18
19
20
21
22
23
IO switches from Input to Output
4
0
4
0
4
5
1
5
1
5
6
2
6
2
6
7
3
7
3
7
Byte 2
Byte 1
XIP_VCR
165/185

Related parts for N25Q128A11TF840F

Part Number DescriptionManufacturer Datasheet
  N25Q128A11B1240E NUMONYX
  N25Q128A11B1240G 128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface NUMONYX [Numonyx B.V]
  N25Q128A11B1240F IC SRL FLASH 128MB NMX 24-BGA NUMONYX
  N25Q128A11B1241F IC SRL FLASH 128MB NMX 24-BGAS NUMONYX
  N25Q128A11BF840F IC SRL FLASH 128MB NMX 8-VDFPN NUMONYX
N25Q128A11BSF40F  N25Q128A11BSF40F IC SRL FLASH 128MB NMX 16-SOIC NUMONYX
N25Q128A11TSF40F  N25Q128A11TSF40F IC SRL FLASH 128MB NMX 16-SOIC NUMONYX
  N25Q128A11BSF40G SERIAL NOR NUMONYX
  N25Q128A13BSF40F-N NUMONYX
  N25Q128A13B1240F IC SRL FLASH 128MB NMX 24-BGA NUMONYX
  N25Q128A13BF840F IC SRL FLASH 128MB NMX 8-VDFPN NUMONYX
N25Q128A13BSF40F  N25Q128A13BSF40F IC SRL FLASH 128MB NMX 16-SOIC NUMONYX
  N25Q128A13B1240E SERIAL NOR, 128MB NUMONYX
  N25Q128A13BF840E 128MBQUAD IO,XIP VDFPN 8X6 3VT&R NUMONYX
  N25Q128A13BSF40G SERIAL NOR NUMONYX