N25Q128A11TF840F

Manufacturer Part NumberN25Q128A11TF840F
DescriptionIC SRL FLASH 128MB NMX 8-VDFPN
ManufacturerNUMONYX
SeriesForté™
N25Q128A11TF840F datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of N25Q128A11TF840F

Format - MemoryFLASHMemory TypeFLASH
Memory Size128M (16M x 8)Speed108MHz
InterfaceSPI, 3-Wire SerialVoltage - Supply1.7 V ~ 2 V
Operating Temperature-40°C ~ 85°CPackage / Case*
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
Page 86/185

Download datasheet (6Mb)Embed
PrevNext
Figure 16. Quad Input/ Output Fast Read instruction sequence
S
Mode 3
0
1
2
3
4
C
Mode 0
Instruction
DQ0
Don’t Care
DQ1
Don’t Care
DQ2
DQ3
‘1’
9.1.8
Read OTP (ROTP)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read
OTP (ROTP) instruction is followed by a 3-byte address (A23- A0) and a dummy byte. Each
bit is latched in on the rising edge of Serial Clock (C).
Then the memory contents at that address are shifted out on Serial Data output (DQ1).
Each bit is shifted out at the maximum frequency, fCmax, on the falling edge of Serial Clock
(C). The instruction sequence is shown in Figure 17.
The address is automatically incremented to the next higher address after each byte of data
is shifted out.
There is no rollover mechanism with the Read OTP (ROTP) instruction. This means that the
Read OTP (ROTP) instruction must be sent with a maximum of 65 bytes to read. All other
bytes outside the OTP area are “Don’t Care.”
The Read OTP (ROTP) instruction is terminated by driving Chip Select (S) High. Chip
Select (S) can be driven High at any time during data output. Any Read OTP (ROTP)
instruction issued while an Erase, Program or Write cycle is in progress, is rejected without
having any effect on the cycle that is in progress.
86/185
5
6
7
8
9 10 11 12 13 14
15 16
4
0
4
0
4
0
5
1
5
1
5
1
6
2
6
2
6
2
7
3
7
3
7
3
A23-16 A15-8 A7-0
Dummy (ex.: 10)
21 22 23
24
25
26
27
IO switches from Input to Output
4
0
4
0
4
5
1
5
1
5
6
2
6
2
6
7
3
7
3
7
Byte 1
Byte 2
Quad_IO_Fast_Read

Related parts for N25Q128A11TF840F

Part Number DescriptionManufacturer Datasheet
  N25Q128A11B1240E NUMONYX
  N25Q128A11B1240G 128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface NUMONYX [Numonyx B.V]
  N25Q128A11B1240F IC SRL FLASH 128MB NMX 24-BGA NUMONYX
  N25Q128A11B1241F IC SRL FLASH 128MB NMX 24-BGAS NUMONYX
  N25Q128A11BF840F IC SRL FLASH 128MB NMX 8-VDFPN NUMONYX
N25Q128A11BSF40F  N25Q128A11BSF40F IC SRL FLASH 128MB NMX 16-SOIC NUMONYX
N25Q128A11TSF40F  N25Q128A11TSF40F IC SRL FLASH 128MB NMX 16-SOIC NUMONYX
  N25Q128A11BSF40G SERIAL NOR NUMONYX
  N25Q128A13BSF40F-N NUMONYX
  N25Q128A13B1240F IC SRL FLASH 128MB NMX 24-BGA NUMONYX
  N25Q128A13BF840F IC SRL FLASH 128MB NMX 8-VDFPN NUMONYX
N25Q128A13BSF40F  N25Q128A13BSF40F IC SRL FLASH 128MB NMX 16-SOIC NUMONYX
  N25Q128A13B1240E SERIAL NOR, 128MB NUMONYX
  N25Q128A13BF840E 128MBQUAD IO,XIP VDFPN 8X6 3VT&R NUMONYX
  N25Q128A13BSF40G SERIAL NOR NUMONYX