IC FLASH 2MBIT 90NS 52PLCC

 

PSD834F2-90J

Manufacturer Part NumberPSD834F2-90J
DescriptionIC FLASH 2MBIT 90NS 52PLCC
ManufacturerSTMicroelectronics
PSD834F2-90J datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of PSD834F2-90J

Format - MemoryFLASHMemory TypeFLASH
Memory Size2M (256K x 8)Speed90ns
InterfaceParallelVoltage - Supply4.5 V ~ 5.5 V
Operating Temperature0°C ~ 70°CPackage / Case52-PLCC
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther names497-2006-5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
Page 45/109

Download datasheet (909Kb)Embed
PrevNext
PSD Interface to a Non-Multiplexed 8-Bit Bus
Figure
20
shows an example of a system using a
MCU with an 8-bit non-multiplexed bus and a
PSD. The address bus is connected to the ADIO
Port, and the data bus is connected to Port A. Port
A is in tri-state mode when the PSD is not ac-
cessed by the MCU. Should the system address
bus exceed sixteen bits, Ports B, C, or D may be
used for additional address inputs.
Data Byte Enable Reference
MCUs have different data byte orientations. Table
17
shows how the PSD interprets byte/word oper-
ations in different bus WRITE configurations.
Even-byte refers to locations with address A0
equal to '0' and odd byte as locations with A0 equal
to ’1.’
Figure 20. An Example of a Typical 8-bit Non-Multiplexed Bus Interface
MCU
D [ 7:0 ]
A [ 15:0 ]
WR
RD
BHE
ALE
RESET
MCU Bus Interface Examples
Figure
21
through
connections between the PSD and some popular
MCUs. The PSD Control input pins are labeled as
to the MCU function for which they are configured.
The MCU bus interface is specified using the PSD-
soft Express Configuration.
Table 17. Eight-Bit Data Bus
BHE
X
X
PSD
PORT
A
ADIO
PORT
PORT
B
WR ( CNTRL0 )
RD ( CNTRL1 )
BHE ( CNTRL2 )
PORT
RST
C
ALE ( PD0 )
PORT D
Doc ID 10552 Rev 3
PSD813F2V, PSD854F2V
25
show examples of the basic
A0
D7-D0
0
Even Byte
1
Odd Byte
D [ 7:0 ]
A [ 23:16 ]
(OPTIONAL)
AI02879C
45/109