IC FLASH 2MBIT 90NS 52PLCC

 

PSD834F2-90J

Manufacturer Part NumberPSD834F2-90J
DescriptionIC FLASH 2MBIT 90NS 52PLCC
ManufacturerSTMicroelectronics
PSD834F2-90J datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of PSD834F2-90J

Format - MemoryFLASHMemory TypeFLASH
Memory Size2M (256K x 8)Speed90ns
InterfaceParallelVoltage - Supply4.5 V ~ 5.5 V
Operating Temperature0°C ~ 70°CPackage / Case52-PLCC
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther names497-2006-5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
Page 96/109

Download datasheet (909Kb)Embed
PrevNext
PSD813F2V, PSD854F2V
Table 64. Port A Peripheral Data Mode WRITE Timing (3V devices)
Symbol
Parameter
t
WR to Data Propagation Delay
WLQV–PA
t
Data to Port A Data Propagation Delay
DVQV–PA
t
WR Invalid to Port A Tri-state
WHQZ–PA
Note: 1. RD has the same timing as DS, LDS, UDS, and PSEN (in 8031 combined mode).
2. WR has the same timing as the E, LDS, UDS, WRL, and WRH signals.
3. Any input used to select Port A Data Peripheral mode.
4. Data is already stable on Port A.
5. Data stable on ADIO pins to data on Port A.
Figure 49. Reset (RESET) Timing
V
(min)
V
CC
CC
t NLNH-PO
Power-On Reset
RESET
Table 65. Reset (RESET) Timing (5V devices)
Symbol
Parameter
t
RESET Active Low Time
NLNH
t
Power On Reset Active Low Time
NLNH–PO
t
Warm Reset (on the PSD834Fx)
NLNH–A
t
RESET High to Operational Device
OPR
Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.
2. Warm reset aborts Flash memory Program or Erase cycles, and puts the device in READ Mode.
Table 66. Reset (RESET) Timing (3V devices)
Symbol
Parameter
t
RESET Active Low Time
NLNH
t
Power On Reset Active Low Time
NLNH–PO
t
Warm Reset (on the PSD834Fx)
NLNH–A
t
RESET High to Operational Device
OPR
Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.
2. Warm reset aborts Flash memory Program or Erase cycles, and puts the device in READ Mode.
96/109
Conditions
Min Max Min Max Min Max
2
(Note
)
5
(Note
)
2
(Note
)
t OPR
Conditions
1
2
Conditions
1
2
Doc ID 10552 Rev 3
-12
-15
-20
42
45
55
38
40
45
33
33
35
t NLNH
t NLNH-A
t OPR
Warm Reset
AI02866b
Min
Max
150
1
25
120
Min
Max
300
1
25
300
Unit
ns
ns
ns
Unit
ns
ms
μs
ns
Unit
ns
ms
μs
ns