28LV64A-30I/SO Microchip Technology, 28LV64A-30I/SO Datasheet
28LV64A-30I/SO
Specifications of 28LV64A-30I/SO
Related parts for 28LV64A-30I/SO
28LV64A-30I/SO Summary of contents
Page 1
... The Microchip Technology Inc. 28LV64A is a CMOS 64K non-vol- atile electrically Erasable PROM organized as 8K words by 8 bits. The 28LV64A is accessed like a static RAM for the read or write cycles without the need of external components. During a “byte write”, the address and data are latched internally, freeing the microprocessor address and data bus for other operations ...
Page 2
... ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS* VCC and input voltages w.r.t. V ...... -0. 6.25V SS Voltage on OE w.r.t. V ...................... -0.6V to +13.5V SS Voltage on A9 w.r.t. V ...................... -0.6V to +13.5V SS Output Voltage w.r.t. V ............... -0.6V to VCC+0.6V SS Storage temperature ..........................-65°C to +150°C Ambient temp. with power applied .....- +125 C *Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device ...
Page 3
... CE t — 150 OFF t 0 — OH — 10M — Address Valid t CE(2) t OE(2) t ACC - t after the falling edge of CE without impact Preliminary 28LV64A = 0.6V +70 C (I) : Tamb = - +85 C Units Conditions (Note 1) ns (Note 1) cycles 25°C, Vcc = 5.0V, Block Mode (Note 2) t ...
Page 4
... OE Set-Up Time Data Valid Time Time to Device Busy Write Cycle Time (28LV64A) Note 1: A write cycle can be initiated going low, whichever occurs last. The data is latched on the positive edge WE, whichever occurs first. 2: Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until t after the positive edge CE, whichever occurs first ...
Page 5
... TABLE 1-5: SUPPLEMENTARY CONTROL Mode Chip Clear Extra Row Read Extra Row Write Note 12.0V ± 0.5V H 2004 Microchip Technology Inc. t ACC WPH Preliminary 28LV64A Last Written Address Valid True Data Out I/O7 Out 10ms 1µ 12.0V ±0. I Data Out Data DS21113E-page 5 ...
Page 6
... WE, the address information is latched. On rising edge, the data and the control pins Rdy/Busy (1) (CE and OE) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28LV64A write cycle which signals the microprocessor host that H the system bus is free for other activity ...
Page 7
... Product Identification System To order or to obtain information (e.g., on pricing or delivery), please use the listed part numbers, and refer to the factory or the listed sales offices. 28LV64A – – Package: Temperature Range: Access Time: Shipping: Option: Device: 2004 Microchip Technology Inc. 28LV64A ...
Page 8
... NOTES: DS21113E-page 8 Preliminary 2004 Microchip Technology Inc. ...
Page 9
... PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 10
... Via Salvatore Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 Netherlands Waegenburghtplein 4 NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820 07/12/04 2004 Microchip Technology Inc. ...