IC EEPROM 64KBIT 200NS 28SOIC

AT28BV64-20SC

Manufacturer Part NumberAT28BV64-20SC
DescriptionIC EEPROM 64KBIT 200NS 28SOIC
ManufacturerAtmel
AT28BV64-20SC datasheet
 


Specifications of AT28BV64-20SC

Format - MemoryEEPROMs - ParallelMemory TypeEEPROM
Memory Size64K (8K x 8)Speed200ns
InterfaceParallelVoltage - Supply2.7 V ~ 3.6 V
Operating Temperature0°C ~ 70°CPackage / Case28-SOIC (7.5mm Width)
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther namesAT28BV6420SC
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
Page 4/15

Download datasheet (280Kb)Embed
PrevNext
5. Device Operation
5.1
Read
The AT28BV64 is accessed like a Static RAM. When CE and OE are low and WE is high, the
data stored at the memory location determined by the address pins is asserted on the outputs.
The outputs are put in a high impedance state whenever CE or OE is high. This dual line control
gives designers increased flexibility in preventing bus contention.
5.2
Byte Write
Writing data into the AT28BV64 is similar to writing into a Static RAM. A low pulse on the WE or
CE input with OE high and CE or WE low (respectively) initiates a byte write. The address loca-
tion is latched on the falling edge of WE (or CE); the new data is latched on the rising edge.
Internally, the device performs a self-clear before write. Once a byte write has been started, it
will automatically time itself to completion. Once a programming operation has been initiated and
for the duration of t
5.3
READY/BUSY
Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle.
RDY/BUSY is actively pulled low during the write cycle and is released at the completion of
the write. The open drain connection allows for OR-tying of several devices to the same
RDY/BUSY line.
5.4
DATA Polling
The AT28BV64 provides DATA Polling to signal the completion of a write cycle. During a write
cycle, an attempted read of the data being written results in the complement of that data for I/O
(the other outputs are indeterminate). When the write cycle is finished, true data appears on all
outputs.
5.5
Write Protection
Inadvertent writes to the device are protected against in the following ways: (a) V
V
is below 1.8V (typical) the write function is inhibited; (b) V
CC
reached 2.0V the device will automatically time out 10 ms (typical) before allowing a byte write;
and (c) Write Inhibit – holding any one of OE low, CE high or WE high inhibits byte write cycles.
AT28BV64
4
, a read operation will effectively be a polling operation.
WC
7
sense – if
CC
power on delay – once V
has
CC
CC
0493C–PEEPR–08/07