AT25256AW-10SU-2.7 Atmel, AT25256AW-10SU-2.7 Datasheet

IC EEPROM 256KBIT 20MHZ 8SOIC

AT25256AW-10SU-2.7

Manufacturer Part Number
AT25256AW-10SU-2.7
Description
IC EEPROM 256KBIT 20MHZ 8SOIC
Manufacturer
Atmel
Datasheet

Specifications of AT25256AW-10SU-2.7

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
256K (32K x 8)
Speed
10MHz, 20MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
AT25256AW-10SU2.7

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT25256AW-10SU-2.7
Manufacturer:
TTI
Quantity:
2 001
Part Number:
AT25256AW-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Features
Description
The AT25128A/256A provides 131,072/262,144 bits of serial electrically-erasable pro-
grammable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits
each. The device is optimized for use in many industrial and commercial applications
where low-power and low-voltage operation are essential. The devices are available
in space saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP,
8-ball dBGA2 and 8-lead SAP packages. In addition, the entire family is available in
2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.
The AT25128A/256A is enabled through the Chip Select pin (CS) and accessed via a
3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and
Serial Clock (SCK). All programming cycles are completely self-timed, and no sepa-
rate Erase cycle is required before Write.
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
Data Sheet Describes Mode 0 Operation
Low-voltage and Standard-voltage Operation
20 MHz Clock Rate (5V)
64-byte Page Mode and Byte Write Operation
Block Write Protection
Write Protect (WP) Pin and Write Disable Instructions for
Both Hardware and Software Data Protection
Self-timed Write Cycle (5 ms Max)
High-reliability
8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-
lead Ultra Thin SAP Packages
Lead-free/Halogen-free
Available in Automotive
Die Sales: Wafer Form, Waffle Pack, and Bumped Die
– 2.7 (V
– 1.8 (V
– Protect 1/4, 1/2, or Entire Array
– Endurance: 1 Million Write Cycles
– Data Retention: >100 Years
GND
WP
CS
SO
CC
CC
8-lead PDIP
1
2
3
4
= 2.7V to 5.5V)
= 1.8V to 5.5V)
8
7
6
5
HOLD
VCC
SCK
8-lead Ultra Thin SAP
VCC
HOLD
SCK
SI
SI
Bottom View
8
7
6
5
GND
WP
CS
SO
1
2
3
4
8-lead SOIC
CS
SO
WP
GND
1
2
3
4
HOLD
VCC
SCK
8
7
6
5
S I
Bottom View
8-ball dBGA2
VCC
HOLD
SCK
SI
8
7
6
5
GND
WP
1
2
3
4
SO
CS
CS
SO
WP
GND
8-lead TSSOP
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
SPI Serial
EEPROMs
128K (16,384 x 8)
256K (32,768 x 8)
AT25128A
AT25256A
Not
Recommended
for New Design
3368J–SEEPR–06/07

Related parts for AT25256AW-10SU-2.7

AT25256AW-10SU-2.7 Summary of contents

Page 1

... Description The AT25128A/256A provides 131,072/262,144 bits of serial electrically-erasable pro- grammable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-lead SAP packages ...

Page 2

Table 0-1. Pin Configurations Pin Name Function CS Chip Select SCK Serial Data Clock SI Serial Data Input SO Serial Data Output GND Ground VCC Power Supply WP Write Protect HOLD Suspends Serial Input NC No Connect Block Write protection ...

Page 3

Figure 1-1. Block Diagram (1) Table 1-1. Pin Capacitance Applicable over recommended operating range from T Symbol Test Conditions C Output Capacitance (SO) OUT C Input Capacitance (CS, SCK, SI, WP, HOLD) IN Note: 1. This parameter is characterized and ...

Page 4

Table 1-2. DC Characteristics Applicable over recommended operating range from T  40C to +125 +1.8V to +5.5V(unless otherwise noted Symbol Parameter V Supply Voltage CC1 V Supply Voltage CC2 V Supply Voltage CC3 ...

Page 5

Table 1-3. AC Characteristics Applicable over recommended operating range from TTL Gate and 30 pF (unless otherwise noted) Symbol Parameter f SCK Clock Frequency SCK t Input Rise Time RI t Input Fall Time FI t ...

Page 6

... Hold to Output High Output Disable Time DIS t Write Cycle Time WC (1) Endurance 5.0V, 25C, Page Mode Notes: 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information. AT25128A_256A 6   = 40 85 40C to +125 Voltage Min 4.55.5 2.7 ...

Page 7

Serial Interface Description MASTER: The device that generates the serial clock. SLAVE: Because the serial clock pin (SCK) is always an input, the AT25128A/256A always operates as a slave. TRANSMITTER/RECEIVER: The AT25128A/256A has separate pins designated for data transmission ...

Page 8

Figure 2-1. SPI Serial Interface AT25128A_256A 8 AT25128A/256A 3368J–SEEPR–06/07 ...

Page 9

... Set Write Enable Latch 0000 X100 Reset Write Enable Latch 0000 X101 Read Status Register 0000 X001 Write Status Register 0000 X011 Read Data from Memory Array 0000 X010 Write Data to Memory Array Status Register Format Bit 6 Bit 5 Bit 4 Bit BP1 ...

Page 10

... WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25128A/256A is divided into four array segments. Top quarter (1/4), top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read only. The block write protection levels and correspond- ...

Page 11

... WRITE SEQUENCE (WRITE): In order to program the AT25128A/256A, two separate instruc- tions must be executed. First, the device must be write enabled via the Write Enable (WREN) Instruction ...

Page 12

Timing Diagrams (for SPI Mode 0 (0, 0)) Figure 4-1. Synchronous Data Timing CSS V IH SCK HI Figure ...

Page 13

Figure 4-3. WRDI Timing Figure 4-4. RDSR Timing CS 0 SCK SI INSTRUCTION HIGH IMPEDANCE SO Figure 4-5. WRSR Timing 3368J–SEEPR–06/ MSB AT25128A_256A ...

Page 14

Figure 4-6. READ Timing Figure 4-7. WRITE Timing Figure 4-8. HOLD Timing CS SCK HOLD SO AT25128A_256A 3368J–SEEPR–06/07 ...

Page 15

AT25128A Ordering Information Ordering Code (2) AT25128A-10PU-2.7 (2) AT25128A-10PU-1.8 (2) AT25128AN-10SU-2.7 (2) AT25128AN-10SU-1.8 (2) AT25128AW-10SU-2.7 (2) AT25128AW-10SU-1.8 (2) AT25128A-10TU-2.7 (2) AT25128A-10TU-1.8 (2) AT25128AU2-10UU-1.8 (2) AT25128AY7-10YH-1.8 (3) AT25128A-W1.8-11 Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, ...

Page 16

... AT25256A Ordering Information Ordering Code (2) AT25256A-10PU-2.7 (2) AT25256A-10PU-1.8 (2) AT25256AN-10SU-2.7 (2) AT25256AN-10SU-1.8 (2) AT25256AW-10SU-2.7 (2) AT25256AW-10SU-1.8 (2) AT25256A-10TU-2.7 (2) AT25256A-10TU-1.8 (2) AT25256AU2-10UU-1.8 (2) AT25256AY7-10YH-1.8 (3) AT25256A-W1.8-11 Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables. 2. “U” designates Green package + RoHS compliant. 3. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please contact Serial Interface Marketing ...

Page 17

Packaging Information 8P3 – PDIP Top View PLCS Side View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information. 2. Dimensions A and L are ...

Page 18

JEDEC SOIC TOP VIEW TOP VIEW e e SIDE VIEW SIDE VIEW Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. Cheyenne Mtn. Blvd. ...

Page 19

EIAJ SOIC 1 N Top View e D Side View Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of the upper and lower dies and resin burrs ...

Page 20

A1 BALL PAD CORNER e (e1) 1. Dimension 'b' is measured at the maximum solder ball diameter. This drawing is for general information only. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT25128A_256A 20 D ...

Page 21

TSSOP Pin 1 indicator this corner N Top View Side View Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, ...

Page 22

UTSAP PIN 1 INDEX AREA D E 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT25128A_256A 22 A PIN COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN A – A1 ...

Page 23

Revision History Doc. Rev. 3368J 3368I 3368J–SEEPR–06/07 Date Comments 6/2007 Changed 8Y4 to 8Y7 package Revision history implemented 3/2007 Removed Pb product offering AT25128A_256A 23 ...

Page 24

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...

Related keywords