- Components/
- Integrated Circuits (ICs)/
- Memory/
MT28F800B3WG-9 T
MT28F800B3WG-9 T | |
|---|---|
| Manufacturer Part Number | MT28F800B3WG-9 T |
| Description | IC FLASH 8MBIT 90NS 48TSOP |
| Manufacturer | Micron Technology Inc |
| MT28F800B3WG-9 T datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of MT28F800B3WG-9 T | |||
|---|---|---|---|
| Format - Memory | FLASH | Memory Type | FLASH - Nor |
| Memory Size | 8M (1M x 8 or 512K x 16) | Speed | 90ns |
| Interface | Parallel | Voltage - Supply | 3 V ~ 3.6 V |
| Operating Temperature | 0°C ~ 70°C | Package / Case | 48-TSOP |
| Lead Free Status / RoHS Status | Contains lead / RoHS non-compliant | ||
PrevNext
ERASE Sequence
Executing an ERASE sequence sets all bits within a
block to logic 1. The command sequence necessary to
execute an ERASE is similar to that of a WRITE. To pro-
vide added security against accidental block erasure,
two consecutive command cycles are required to ini-
tiate an ERASE of a block. In the first cycle, addresses
are “Don’t Care,” and ERASE SETUP (20h) is given. In
the second cycle, V
must be brought to V
PP
address within the block to be erased must be issued,
and ERASE CONFIRM (D0h) must be given. If a com-
mand other than ERASE CONFIRM is given, the write
and erase status bits (SR4 and SR5) are set, and the
device is in the status register read mode.
After the ERASE CONFIRM (D0h) is issued, the ISM
starts the ERASE of the addressed block. Any READ
operation outputs the status register contents on
DQ0–DQ7. V
must be held at V
PP
completed (SR7 = 1). When the ERASE is completed,
the device is in the status register read mode until
another command is issued. Erasing the boot block
also requires that either the RP# pin be set to V
the WP# pin be held HIGH at the same time V
to V
.
PPH
Table 7:
Status Register Error Code Description
STATUS BITS
SR5
SR4
SR3
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
NOTE:
1. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.
09005aef81136a91
Q10.fm - Rev. E 6/04 EN
SMART 3 BOOT BLOCK FLASH MEMORY
ERASE Suspension
The only command that may be issued while an
ERASE is in progress is ERASE SUSPEND. This com-
mand enables other commands to be executed while
pausing the ERASE in progress. When the device has
reached the erase suspend mode, the erase suspend
status bit (SR6) and ISM status bit (SR7) are set. The
device may now be given a READ ARRAY, ERASE
, an
RESUME or READ STATUS REGISTER command. After
PPH
READ ARRAY has been issued, any location not within
the block being erased may be read. If ERASE RESUME
is issued before SR6 has been set, the device immedi-
ately proceeds with the ERASE in progress.
Error Handling
After the ISM status bit (SR7) has been set, the V
(SR3), write (SR4) and erase (SR5) status bits may be
until the ERASE is
checked. If one or a combination of these three bits
PPH
has been set, an error has occurred. The ISM cannot
reset these three bits. To clear these bits, CLEAR STA-
TUS REGISTER (50h) must be given. If the V
or
HH
bit (SR3) is set, further WRITE or ERASE operations
is set
cannot resume until the status register is cleared.
PP
Table 7 lists the combination of errors.
ERROR DESCRIPTION
No errors
V
voltage error
PP
WRITE error
WRITE error, V
voltage not valid at time of WRITE
PP
ERASE error
ERASE error, V
voltage not valid at time of ERASE CONFIRM
PP
Command sequencing error or WRITE/ERASE error
Command sequencing error, V
voltage error, with WRITE and ERASE errors
PP
13
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001 Micron Technology, Inc. All rights reserved.
8Mb
PP
status
PP
Related parts for MT28F800B3WG-9 T | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 MT28F800B3SG-9 B |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 B TR |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 BET |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 BET TR |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 T |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 T TR |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 TET |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
|
MT28F800B3SG-9 TET TR |
IC FLASH 8MBIT 90NS 44SOP | Micron Technology Inc |
|
 MT28F800B3WG-9 B |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
|
MT28F800B3WG-9 B TR |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
|
MT28F800B3WG-9 BET |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
|
MT28F800B3WG-9 BET TR |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
|
MT28F800B3WG-9 T TR |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
|
MT28F800B3WG-9 TET |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
|
MT28F800B3WG-9 TET TR |
IC FLASH 8MBIT 90NS 48TSOP | Micron Technology Inc |
|
