IC SDRAM 128MBIT 100MHZ 54VFBGA

 

MT48V8M16LFB4-10:G

Manufacturer Part NumberMT48V8M16LFB4-10:G
DescriptionIC SDRAM 128MBIT 100MHZ 54VFBGA
ManufacturerMicron Technology Inc
MT48V8M16LFB4-10:G datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MT48V8M16LFB4-10:G

Format - MemoryRAMMemory TypeMobile SDRAM
Memory Size128M (8Mx16)Speed100MHz
InterfaceParallelVoltage - Supply2.3 V ~ 2.7 V
Operating Temperature0°C ~ 70°CPackage / Case54-VFBGA
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
Page 66/80

Download datasheet (3Mb)Embed
PrevNext
Figure 45:
Single Read – Without Auto Precharge
T0
T1
CLK
t CK
t CKS
t CKH
CKE
t CMS
t CMH
COMMAND
ACTIVE
NOP
DQMU, DQML
t AS
t AH
A0–A9, A11
ROW
t AS
t AH
ROW
A10
DISABLE AUTO PRECHARGE
t AS
t AH
BA0, BA1
BANK
DQ
t RCD
t RAS
t RC
Notes:
1. For this example, BL = 4, CL = 2, and the READ burst is followed by a “manual” PRECHARGE.
2. x16: A9 and A11 = “Don’t Care.”
x32: A8, A9, and A11 = “Don’t Care.”
3. PRECHARGE command not allowed or
See Table 17 on page 53.
PDF: 09005aef807f4885/Source: 09005aef8071a76b
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
T2
T3
T4
t CL
t CH
3
3
READ
NOP
NOP
t CMS
t CMH
2
COLUMN m
BANK
t OH
t AC
D
m
OUT
t LZ
t HZ
CAS Latency
t
Micron Technology, Inc., reserves the right to change products or specifications without notice.
66
128Mb: x16, x32 Mobile SDRAM
Timing Diagrams
T5
T6
T7
PRECHARGE
ACTIVE
NOP
ROW
ALL BANKS
ROW
SINGLE BANKS
BANK
BANK(S)
t RP
UNDEFINED
RAS would be violated.
©2001 Micron Technology, Inc. All rights reserved.
T8
NOP
DON’T CARE