M58BW016FB7T3T

Manufacturer Part NumberM58BW016FB7T3T
DescriptionIC FLASH 16MBIT 70NS 80PQFP
ManufacturerNUMONYX
M58BW016FB7T3T datasheet
 

Specifications of M58BW016FB7T3T

Format - MemoryFLASHMemory TypeFLASH
Memory Size16M (512K x 32)Speed70ns
InterfaceParallelVoltage - Supply2.7 V ~ 3.6 V
Operating Temperature-40°C ~ 125°CPackage / Case80-MQFP, 80-PQFP
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther namesM58BW016FB7T3TCT
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
Page 14/70

Download datasheet (2Mb)Embed
PrevNext
Signal descriptions
2
Signal descriptions
See
Figure 1: Logic
connected to this device.
2.1
Address inputs (A0-A18)
The address inputs are used to select the cells to access in the memory array during bus
operations either to read or to program data. During bus write operations they control the
commands sent to the command interface of the program/erase controller. Chip Enable
must be Low when selecting the addresses.
The address inputs are latched on the rising edge of Latch Enable L or Burst Clock K,
whichever occurs first, in a read operation.The address inputs are latched on the rising edge
of Chip Enable, Write Enable or Latch Enable, whichever occurs first in a write operation.
The address latch is transparent when Latch Enable is Low, V
latched in an erase or program operation.
2.2
Data inputs/outputs (DQ0-DQ31)
The data inputs/outputs output the data stored at the selected address during a bus read
operation, or are used to input the data during a program operation. During bus write
operations they represent the commands sent to the command interface of the
program/erase controller. When used to input data or write commands they are latched on
the rising edge of Write Enable or Chip Enable, whichever occurs first.
When Chip Enable and Output Enable are both Low, V
data bus outputs data from the memory array, the electronic signature, the CFI information
or the contents of the status register. The data bus is high impedance when the device is
deselected with Chip Enable at V
Reset/Power-down at V
DQ31 are at V
.
IL
2.3
Chip Enable (E)
The Chip Enable, E, input activates the memory control logic, input buffers, decoders and
sense amplifiers. Chip Enable, E, at V
consumption to the standby level.
2.4
Output Enable (G)
The Output Enable, G, gates the outputs through the data output buffers during a read
operation, when Output Disable GD is at V
are high impedance independently of Output Disable.
14/70
M58BW016DT, M58BW016DB, M58BW016FT, M58BW016FB
diagram, and
Table 1: Signal names
, Output Enable at V
IH
. The status register content is output on DQ0-DQ7 and DQ8-
IL
deselects the memory and reduces the power
IH
. When Output Enable G is at V
IH
for a brief overview of the signals
. The address is internally
IL
, and Output Disable is at V
IL
IH,
, Output Disable at V
or
IH
IL
, the outputs
IH
the