TC58DVM92A1FT Toshiba, TC58DVM92A1FT Datasheet - Page 21

no-image

TC58DVM92A1FT

Manufacturer Part Number
TC58DVM92A1FT
Description
IC FLASH 512MBIT 50NS 48TSOP
Manufacturer
Toshiba
Datasheet

Specifications of TC58DVM92A1FT

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
512M (64M x 8)
Speed
50ns
Interface
Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TC58DVM92A1FT
Manufacturer:
TOSHIBA
Quantity:
5 704
Part Number:
TC58DVM92A1FT
Manufacturer:
TOSHIBA
Quantity:
5 704
Part Number:
TC58DVM92A1FT00
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
TC58DVM92A1FT00
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
TC58DVM92A1FT00
Quantity:
89
Part Number:
TC58DVM92A1FT00BBH
Manufacturer:
TOSHIBA
Quantity:
12
Part Number:
TC58DVM92A1FT00BBH
Manufacturer:
AISIN
Quantity:
52
Part Number:
TC58DVM92A1FT00BBH
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
TC58DVM92A1FT00BBH
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
131072 pages
4096 blocks
Schematic Cell Layout and Address Assignment
Table 1. Addressing
First cycle
Second cycle
Third cycle
Fourth cycle
* : A8 is automatically set to Low or High by a 00H command or a 01H command.
* : l/O2 to l/O8 must be set to Low in the fourth cycle.
Operation Mode: Logic and Command Tables
command operations shown in Table 3. Address input, command input and data input/output are controlled by
the CLE, ALE, CE , WE , RE and WP signals, as shown in Table 2.
Table 2. Logic Table
Command Input
Data Input
Address Input
Serial Data Output
During Programming (Busy)
During Erasing (Busy)
Program, Erase Inhibit
Standby
H: V
*1: Refer to Application Note (10) toward the end of this document
The Program operation works on page units while the Erase operation works on block units.
The operation modes such as Program, Erase, Read and Reset are controlled by the nineteen different
IH
, L: V
IL
, * : V
IH
Figure 2. Schematic Cell Layout
512
or V
528
I/O8
A16
A24
IL
A7
* L
16
I/O7
A15
A23
A6
* L
I/O6
A14
A22
A5
* L
8I/O
I/O8
32 pages
1 block
I/O5
A13
A21
A4
CLE
* L
H
L
L
L
*
*
*
*
I/O1
I/O4
A12
A20
A3
* L
A page consists of 528 bytes in which 512 bytes are used for
main memory storage and 16 bytes are for redundancy or for
other uses.
Capacity
clock cycles, as shown in Table 1.
An address is read in via the I/O port over four consecutive
1 page
1 block
ALE
I/O3
A11
A19
H
A2
L
L
L
* L
*
*
*
*
I/O2
A10
A18
A1
528 bytes
* L
528 bytes
528 bytes
CE
H
L
L
L
L
*
*
*
I/O1
A17
A25
A0
A9
32 pages
32 pages
A0 to A7
A9 to A25 : Page address
A14 to A25 : Block address
A9 to A13 : NAND address in block
WE
H
*
*
*
*
TC58DVM92A1FT00
4096 blocks
(16K
: Column address
2003-01-10 21/44
RE
H
H
H
*
*
*
*
512) bytes
0V/Vcc
WP *1
H
H
H
L
*
*
*

Related parts for TC58DVM92A1FT