TE28F640J3C115SL7HA

Manufacturer Part NumberTE28F640J3C115SL7HA
DescriptionIC FLASH 64MBIT 115NS 56TSOP
ManufacturerIntel
TE28F640J3C115SL7HA datasheet
 

Specifications of TE28F640J3C115SL7HA

Format - MemoryFLASHMemory TypeStrataFlash® FLASH
Memory Size64M (8Mx8, 4Mx16)Speed115ns
InterfaceParallelVoltage - Supply2.7 V ~ 3.6 V
Operating Temperature-40°C ~ 85°CPackage / Case56-TSOP
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther names860794
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
Page 1/72

Download datasheet (906Kb)Embed
Next
Intel StrataFlash
256-Mbit (x8/x16)
Product Features
Performance
— 110/115/120/150 ns Initial Access Speed
— 125 ns Initial Access Speed (256 Mbit
density only)
— 25 ns Asynchronous Page mode Reads
— 30 ns Asynchronous Page mode Reads
(256Mbit density only)
— 32-Byte Write Buffer
—6.8 µs per byte effective
programming time
Software
— Program and Erase suspend support
— Flash Data Integrator (FDI), Common
Flash Interface (CFI) Compatible
Security
— 128-bit Protection Register
—64-bit Unique Device Identifier
—64-bit User Programmable OTP Cells
— Absolute Protection with V
PEN
— Individual Block Locking
— Block Erase/Program Lockout during
Power Transitions
Capitalizing on Intel’s 0.25 and 0.18 micron, two-bit-per-cell technology, the Intel StrataFlash
device provides 2X the bits in 1X the space, with new features for mainstream performance. Offered in 256-
Mbit (32-Mbyte), 128-Mbit (16-Mbyte), 64-Mbit, and 32-Mbit densities, the J3 device brings reliable, two-bit-
per-cell storage technology to the flash market segment. Benefits include more density in less space, high-speed
interface, lowest cost-per-bit NOR device, support for code and data storage, and easy migration to future
devices.
Using the same NOR-based ETOX™ technology as Intel’s one-bit-per-cell products, the J3 device takes
advantage of over one billion units of flash manufacturing experience since 1987. As a result, J3 components
are ideal for code and data applications where high density and low cost are required. Examples include
networking, telecommunications, digital set top boxes, audio recording, and digital imaging.
By applying FlashFile™ memory family pinouts, J3 memory components allow easy design migrations from
existing Word-Wide FlashFile memory (28F160S3 and 28F320S3), and first generation Intel StrataFlash
memory (28F640J5 and 28F320J5) devices.
J3 memory components deliver a new generation of forward-compatible software support. By using the
Common Flash Interface (CFI) and the Scalable Command Set (SCS), customers can take advantage of density
upgrades and optimized write capabilities of future Intel StrataFlash
0.18 micron ETOX™ VII (J3C) and 0.25 micron ETOX™ VI (J3A) process technology, the J3 memory device
provides the highest levels of quality and reliability.
Notice: This document contains information on new products in production. The specifications are
subject to change without notice. Verify with your local Intel sales office that you have the latest
datasheet before finalizing a design.
®
Memory (J3)
Architecture
— Multi-Level Cell Technology: High
Density at Low Cost
— High-Density Symmetrical 128-Kbyte
Blocks
—256 Mbit (256 Blocks) (0.18µm only)
—128 Mbit (128 Blocks)
—64 Mbit (64 Blocks)
—32 Mbit (32 Blocks)
Quality and Reliability
— Operating Temperature:
-40 °C to +85 °C
— 100K Minimum Erase Cycles per Block
— 0.18 µm ETOX™ VII Process (J3C)
— 0.25 µm ETOX™ VI Process (J3A)
Packaging and Voltage
— 56-Lead TSOP Package
— 64-Ball Intel
Easy BGA Package
®
— Lead-free packages available
— 48-Ball Intel
VF BGA Package (32 and
®
= GND
64 Mbit) (x16 only)
— V
= 2.7 V to 3.6 V
CC
— V
= 2.7 V to 3.6 V
CCQ
®
memory devices. Manufactured on Intel
Order Number: 290667-021
Datasheet
®
Memory (J3)
®
®
March 2005

TE28F640J3C115SL7HA Summary of contents

  • Page 1

    ... ETOX™ VII (J3C) and 0.25 micron ETOX™ VI (J3A) process technology, the J3 memory device provides the highest levels of quality and reliability. Notice: This document contains information on new products in production. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design. ® ...

  • Page 2

    ... Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800- 548-4725 or by visiting Intel's website at http://www.intel.com. ...

  • Page 3

    ... Contents 1.0 Introduction....................................................................................................................................7 1.1 Nomenclature .......................................................................................................................7 1.2 Conventions..........................................................................................................................7 2.0 Functional Overview .....................................................................................................................8 2.1 Block Diagram ......................................................................................................................9 2.2 Memory Map .......................................................................................................................10 3.0 Package Information ...................................................................................................................11 3.1 56-Lead TSOP Package .....................................................................................................11 3.2 Easy BGA (J3) Package .....................................................................................................12 3.3 VF-BGA (J3) Package ........................................................................................................13 4.0 Ballout and Signal Descriptions ................................................................................................14 4.1 Easy BGA Ballout (32/64/128/256 Mbit) .............................................................................14 4 ...

  • Page 4

    Contents 9.2 Device Commands ............................................................................................................. 35 10.0 Read Operations.......................................................................................................................... 37 10.1 Read Array.......................................................................................................................... 37 10.1.1 Asynchronous Page Mode Read ........................................................................... 37 10.1.2 Enhanced Configuration Register (ECR)............................................................... 38 10.2 Read Identifier Codes ......................................................................................................... 39 10.2.1 Read Status Register............................................................................................. 39 10.3 Read ...

  • Page 5

    Revision History Date of Version Revision 07/07/99 -001 08/03/99 -002 09/07/99 -003 12/16/99 -004 03/16/00 -005 06/26/00 -006 2/15/01 -007 04/13/01 -008 Datasheet Description Original Version A –A indicated on block diagram 0 2 Changed Minimum Block Erase time,I OL ...

  • Page 6

    ... Description ® Added Figure 4, 3 Volt Intel StrataFlash ® Added Figure 5, 3 Volt Intel StrataFlash Specifications Updated Operating Temperature Range to Extended (Section 6.1 and Table 22) Reduced ns. Reduced t EHQZ WHEH Added parameter values for –40 °C operation to Lock-Bit and Suspend Latency ...

  • Page 7

    ... Introduction This document describes the Intel StrataFlash device features, operations, and specifications. 1.1 Nomenclature AMIN: AMIN = A0 for x8 AMIN = A1 for x16 AMAX: 32 Mbit 64 Mbit 128 Mbit 256 Mbit Block: A group of flash cells that share common erase circuitry and erase simultaneously Clear: ...

  • Page 8

    ... J3 (x8/x16) 2.0 Functional Overview The Intel StrataFlash 16Mwords (256-Mbit, available on the 0.18µm lithography process only), 16 Mbytes or 8 Mwords (128-Mbit), 8 Mbytes or 4 Mwords (64-Mbit), and 4 Mbytes or 2 Mwords (32-Mbit). These devices can be accessed 16-bit words. The 128-Mbit device is organized as one-hundred- twenty-eight 128-Kbyte (131,072 bytes) erase blocks ...

  • Page 9

    ... RP# going high until data outputs are valid. Likewise, the device has a wake time (t ) from RP#-high until writes to the CUI are recognized. With RP PHWL and the Status Register is cleared. 2.1 Block Diagram Figure 1. 3 Volt Intel StrataFlash VCCQ A[2:0] Y-Decoder A[MAX:MIN] Input Buffer Address ...

  • Page 10

    ... J3 (x8/x16) 2.2 Memory Map Figure 2. Intel StrataFlash A[24-0]: 256 Mbit A [23-0]:128 Mbit A [22-0]: 64 Mbit A [21-0]: 32 Mbit 1FFFFFF 128-Kbyte Block 1FE0000 0FFFFFF 128-Kbyte Block 0FE0000 07FFFFF 128-Kbyte Block 07E0000 03FFFFF 128-Kbyte Block 03E0000 003FFFF 128-Kbyte Block 0020000 001FFFF 128-Kbyte Block ...

  • Page 11

    Package Information 3.1 56-Lead TSOP Package Figure 3. 56-Lead TSOP Package Drawing and Specifications Z Pin 1 See Detail A Detail A Table 1. 56-Lead TSOP Dimension Table Sym Package Height A Standoff A 1 Package Body Thickness A ...

  • Page 12

    ... Seating Plane Coplanarity Corner to Ball A1 Distance Along D (32/64/128/256 Mb) Corner to Ball A1 Distance Along E (32/64/128 Mb) Corner to Ball A1 Distance Along E (256 Mb) NOTES: 1. For Daisy Chain Evaluation Unit information refer to the Intel Flash Memory Packaging Technology Web page at; www.intel.com/design/packtech/index.htm 2. For Packaging Shipping Media information see www.intel.com/design/packtech/index.htm 12 ® ...

  • Page 13

    ... Se a tin ity NOTES: 1. For Daisy Chain Evaluation Unit information refer to the Intel Flash Memory Packaging Technology Web page at; www.intel.com/design/packtech/index.htm 2. For Packaging Shipping Media information refer to the Intel Flash Memory Packaging Technology Web page at; www.intel.com/design/packtech/index.htm Datasheet ® Memory (J3) VF BGA Mechanical Specifications ...

  • Page 14

    ... Intel StrataFlash memory is available in three package types. Each density of the J3C is supported on both 64-ball Easy BGA and 56-lead Thin Small Outline Package (TSOP) packages. A 48-ball VF BGA package is available on 32 and 64 Mbit devices. pinouts. 4.1 Easy BGA Ballout (32/64/128/256 Mbit) Figure 6. Intel StrataFlash ...

  • Page 15

    ... TSOP (32/64/128/256 Mbit) Figure 7. Intel StrataFlash 28F160S3 28F320J5 RP GND NOTES: 1. A22 exists on 64-, 128- and 256-Mbit densities. On 32-Mbit densities this signal is a no-connect (NC). 2. A23 exists on 128-Mbit densities. On 32- and 64-Mbit densities this signal is a no-connect (NC). 3. A24 exists on 256-Mbit densities. On 32-, 64- and 128-Mbit densities this signal is a no-connect (NC). ...

  • Page 16

    ... VCCQ Power I/O POWER SUPPLY: I/O Output-driver source voltage. This ball can be tied Name and Function Table 13 on page ≤ memory contents cannot be altered. PENLK ≤ Device operation at invalid Vcc voltages should not be attempted. CC LKO 33), power reduces to standby Table 13 on page 33) ...

  • Page 17

    ... GND Supply GROUND: Do not float any ground signals. NC — NO CONNECT: Lead is not internally connected; it may be driven or floated. RESERVED for FUTURE USE: Balls designated as RFU are reserved by Intel for future device RFU — functionality and enhancement. Datasheet 256-Mbit J3 (x8/x16) Name and Function ...

  • Page 18

    ... Absolute Maximum Ratings This datasheet contains information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design. Absolute maximum ratings are shown in Warning: Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. ...

  • Page 19

    Electrical Specifications 6.1 DC Current Characteristics Table 6. DC Current Characteristics (Sheet VCCQ VCC Symbol Parameter I Input and V Load Current LI PEN I Output Leakage Current Standby Current CCS CC I ...

  • Page 20

    ... Current NOTES: 1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (packages and speeds). Contact Intel’s Application Support Hotline or your local sales office for information about typical specifications. 2. Includes STS. 3. CMOS inputs are either V ± ...

  • Page 21

    Table 7. DC Voltage Characteristics Symbol V during Block Erase, PEN V PENH Program, or Lock-Bit Operations V V Lockout Voltage LKO CC NOTES: 1. Includes STS. 2. Sampled, not 100% tested. 3. Block erases, programming, and lock-bit configurations are ...

  • Page 22

    J3 (x8/x16) 7.0 AC Characteristics 7.1 Read Operations Table 8. Read Operations (Sheet Asynchronous Specifications (All units in ns unless otherwise noted) Speed Bin # Sym Parameter Density 32 Mbit 64 Mbit Read/Write R1 t AVAV ...

  • Page 23

    Table 8. Read Operations (Sheet Asynchronous Specifications (All units in ns unless otherwise noted) Speed Bin # Sym Parameter Density t FLQV/ R12 BYTE# to Output Delay t FHQV R13 t BYTE# to Output in High Z ...

  • Page 24

    J3 (x8/x16) NOTES low is defined as the last edge of CE0, CE1, or CE2 that enables the device first edge of CE0, CE1, or CE2 that disables the device (see 2. When reading the ...

  • Page 25

    Figure 11. 8-word Asynchronous Page Mode Read A[MAX:4] [A] A[3:1] [A] CEx [E] OE# [G] WE# [W] D[15:0] [Q] RP# [P] BYTE# NOTES low is defined as the last edge of CE0, CE1, or CE2 that enables the ...

  • Page 26

    J3 (x8/x16) 7.2 Write Operations Table 9. Write Operations Versions # Symbol RP# High Recovery to WE# (CE PHWL PHEL (WE#) Low to WE# (CE ELWL WLEL ...

  • Page 27

    Block Erase, Program, and Lock-Bit Configuration Performance Table 10. Configuration Performance # Sym Write Buffer Byte Program Time W16 (Time to Program 32 bytes/16 words) t WHQV3 W16 Byte Program Time (Using Word/Byte Program Command) t EHQV3 Block Program ...

  • Page 28

    J3 (x8/x16) Figure 12. Asynchronous Write Waveform ADDRESS [A] CEx (WE#) [E (W)] W2 WE# (CEx) [W (E)] OE# [G] DATA [D/Q] STS[R] W1 RP# [P] VPEN [V] Figure 13. Asynchronous Write to Read Waveform Address [A] CE# [E] ...

  • Page 29

    Reset Operation Figure 14. AC Waveform for Reset Operation V IH STS ( RP# ( NOTE: STS is shown in its default mode (RY/BY#). Table 11. Reset Specifications # Sym RP# Pulse Low ...

  • Page 30

    J3 (x8/x16) Figure 16. Transient Equivalent Testing Load Circuit NOTE: C Includes Jig Capacitance. L Test Configuration 2.7 V−3.6 V CCQ CC 7.6 Capacitance T = +25 ° MHz A Symbol C ...

  • Page 31

    ... Power and Reset Specifications This section provides an overview of system level considerations for the Intel StrataFlash memory family device. This section provides a brief description of power-up, power-down, decoupling and reset design considerations. 8.1 Power-Up/Down Characteristics In order to prevent any condition that may result in a spurious write or erase operation recommended to power-up and power-down VCC and VCCQ together ...

  • Page 32

    ... The CUI does not occupy an addressable memory location; it’s the mechanism through which the flash device is controlled. 9.1 Bus Operations Overview The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles. Table 12. Bus Operations Mode ...

  • Page 33

    ... The Clear Block Lock-Bits command requires the command and address within the device. The CUI does not occupy an addressable memory location written when the device is enabled and WE# is active. The address and data needed to execute a command are latched on the rising ...

  • Page 34

    ... If a CPU reset occurs with no flash memory reset, proper initialization may not occur because the flash memory may be providing status information instead of array data. Intel StrataFlash memory family devices allow proper initialization following a system reset through the use of the RP# input ...

  • Page 35

    Device Commands voltage ≤ V When the V PEN codes, or blocks are enabled. Placing V and lock-bit configuration operations. Device operations are selected by writing specific commands into the CUI. commands. Table 14. Command Bus-Cycle Definitions (Sheet 1 ...

  • Page 36

    ... Commands other than those shown above are reserved by Intel for future device implementations and should not be used. 2. The Basic Command Set (BCS) is the same as the 28F008SA Command Set or Intel Standard Command Set. The Scalable Command Set (SCS) is also referred to as the Intel Extended Command Set. ...

  • Page 37

    ... Table 13), select the memory device. OE# is the data output (D[15:0]) control and, when active, drives the selected memory data onto the I/O bus. WE# must 10.1 Read Array Upon initial device power-up and after exit from reset/power-down mode, the device defaults to read array mode ...

  • Page 38

    J3 (x8/x16) To perform a page mode read after any other operation, the Read Array command must be issued to read from the flash array. Asynchronous page mode reads are permitted in all blocks and are used to access ...

  • Page 39

    Read Identifier Codes The Read identifier codes operation outputs the manufacturer code, device-code, and the block lock configuration codes for each block (See details on issuing the Read Device Identifier command). Page-mode reads are not supported in this read ...

  • Page 40

    J3 (x8/x16) Table 18. Status Register Definitions WSMS ESS ECLBS bit 7 bit 6 bit 5 High Z When Status Register Bits Busy? SR.7 = WRITE STATE MACHINE STATUS Ready 0 = Busy Yes SR.6 = ...

  • Page 41

    Read Query/CFI The query register contains an assortment of flash product information such as block size, density, allowable command sets, electrical specifications and other product information. The data contained in this register conforms to the Common Flash Interface (CFI) ...

  • Page 42

    J3 (x8/x16) 11.0 Programming Operations The device supports two different programming methods: word programming, and write-buffer programming. Successful programming requires the addressed block to be unlocked. An attempt to program a locked block will result in the operation aborting, ...

  • Page 43

    ... SR.1 and SR.4 will be set. 11.3 Program Suspend The Program Suspend command allows program interruption to read data in other flash memory locations. Once the programming process starts (either by initiating a write to buffer or byte/word program operation), writing the Program Suspend command requests that the WSM suspend the program sequence at a predetermined point in the algorithm ...

  • Page 44

    ... Block Erase Suspend The Block Erase Suspend command allows block-erase interruption to read or program data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm ...

  • Page 45

    ... The only other valid commands while block erase is suspended are Read Query, Read Status Register, Clear Status Register, Configure, and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. SR.6 and SR.7 will automatically clear and STS (in default mode) will return to V Resume command is written, the device automatically outputs SRD when read (see “ ...

  • Page 46

    ... VPEN allow the user to implement various levels of data protection. The following section describes security features in detail. Other security features are available that are not described in this datasheet. Please contact your local Intel Field Representative for more information. 13.1 Set Block Lock-Bit A flexible block locking scheme is enabled via block lock-bits ...

  • Page 47

    ... Locking the Protection Register The user-programmable segment of the Protection Register is lockable by programming Bit 1 of the PLR to 0. Bit 0 of this location is programmed the Intel factory to protect the unique device number. Bit 1 is set using the Protection Program command to program “0xFFFD” to the PLR ...

  • Page 48

    ... J3 (x8/x16) Figure 17. Protection Register Memory Map NOTE not used in x16 mode when accessing the Protection Register map (See addressing). For x8 mode A0 is used (See Table 20. Word-Wide Protection Register Addressing Word Use LOCK Both 0 Factory 1 Factory 2 Factory 3 Factory 4 User 5 User 6 User ...

  • Page 49

    Table 21. Byte-Wide Protection Register Addressing (Sheet Factory 7 Factory 8 User 9 User A User B User C User D User E User F User NOTE: All address lines not specified in the above table ...

  • Page 50

    ... Reserved Used to control HOLD to a memory controller to prevent accessing a flash memory subsystem while any flash device's WSM is busy. Used to generate a system interrupt pulse when any flash device in an array has completed a block erase. Helpful for reformatting blocks after file system free space reclamation or “cleanup.” ...

  • Page 51

    Table 22. STS Configuration Coding Definitions D7 D6 D[1:0] = STS Configuration Codes 10 = pulse on Program Complete 11 = pulse on Erase or Program Complete NOTES: 1. When configured in one of the pulse modes, STS pulses low ...

  • Page 52

    J3 (x8/x16) Appendix A Common Flash Interface The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device independent, ...

  • Page 53

    Table 23. Summary of Query Structure Output as a Function of Device and Mode Device Query start location in Type/ maximum device bus Mode width addresses x16 device x16 mode x16 device x8 mode NOTE: 1. The system must drive ...

  • Page 54

    ... BA = Block Address beginning location (i.e., 02000h is block 2’s beginning location when the block size is 128 Kbyte). 3. Offset 15 defines “P” which points to the Primary Intel-Specific Extended Query Table. A.3 Block Status Register The block status register indicates whether an erase operation completed successfully or whether a given block is locked or can be accessed for flash program/erase operations ...

  • Page 55

    Table 27. CFI Identification (Sheet Offset Length 0000h means no second vendor-specified algorithm exists 19h 2 Secondary algorithm Extended Query Table address. 0000h means none exists A.5 System Interface Information The following device information can optimize system ...

  • Page 56

    J3 (x8/x16) Table 29. Device Geometry Definition (Sheet Offset Length Number of erase block regions within device means no erase blocking; the device erases in “bulk” specifies the number of ...

  • Page 57

    Table 30. Primary Vendor-Specific Extended Query (Sheet (1) Offset Length P = 31h (P+5)h (P+6)h 4 (P+7)h (P+8)h (P+9)h 1 (P+A)h 2 (P+B)h (P+C)h 1 (P+D)h 1 NOTE: 1. Future devices may not support the described “Legacy ...

  • Page 58

    J3 (x8/x16) Table 31. Protection Register Information (1) Offset Length P = 31h (P+E)h 1 (P+F)h (P+10)h 4 (P+11)h (P+12)h NOTE: 1. The variable pointer which is defined at CFI offset 15h. Table 32. Burst Read ...

  • Page 59

    Appendix B Flow Charts Figure 18. Write to Buffer Flowchart Datasheet Start Setup - Write 0xE8 - Block Address Check Buffer Status - Perform read operation - Read Ready Status on signal SR7 No SR7 = 1? Yes Word Count ...

  • Page 60

    J3 (x8/x16) Figure 19. Status Register Flowchart Start Command Cycle - Issue Status Register Command - Address = any dev ice address - Data = 0x70 Data Cycle - Read Status Register SR[7:0] SR7 = ' ...

  • Page 61

    Figure 20. Byte/Word Program Flowchart Start Write 40H, Address Write Data and Address Read Status Register SR Full Status Check if Desired Byte/Word Program Complete FULL STATUS CHECK PROCEDURE Read Status Register Data (See Above) SR ...

  • Page 62

    J3 (x8/x16) Figure 21. Program Suspend/Resume Flowchart Start Write B0H Read Status Register SR SR Write FFH Read Data Array Done Reading Yes Write D0H Programming Resumed 62 Bus Operation Write Read Standby Standby 0 ...

  • Page 63

    Figure 22. Block Erase Flowchart Start Issue Single Block Erase Command 20H, Block Address Write Confirm D0H Block Address Read Status Register SR Full Status Check if Desired Erase Flash Block(s) Complete Datasheet Bus Operation Write Write (Note ...

  • Page 64

    J3 (x8/x16) Figure 23. Block Erase Suspend/Resume Flowchart Start Write B0H Read Status Register SR.7 = SR.6 = Read Read or Program? Read Array Data Done? Write D0H Block Erase Resumed 64 Operation Standby Standby Block ...

  • Page 65

    Figure 24. Set Block Lock-Bit Flowchart Start Write 60H, Block Address Write 01H, Block Address Read Status Register SR Full Status Check if Desired Set Lock-Bit Complete FULL STATUS CHECK PROCEDURE Read Status Register Data (See Above) SR.3 ...

  • Page 66

    J3 (x8/x16) Figure 25. Clear Lock-Bit Flowchart Start Write 60H Write D0H Read Status Register SR Full Status Check if Desired Clear Block Lock-Bits Complete FULL STATUS CHECK PROCEDURE Read Status Register Data (See Above) SR.3 = ...

  • Page 67

    Figure 26. Protection Register Programming Flowchart Start Write C0H (Protection Reg. Program Setup) Write Protect. Register Address/Data Read Status Register SR Yes Full Status Check if Desired Program Complete FULL STATUS CHECK PROCEDURE Read Status Register Data (See ...

  • Page 68

    ... J3 (x8/x16) Appendix C Design Considerations C.1 Three-Line Output Control The device will often be used in large memory arrays. Intel provides five control inputs (CE0, CE1, CE2, OE#, and RP#) to accommodate multiple memory connections. This control provides for: a. Lowest possible memory power dissipation. b. Complete assurance that data bus contention will not occur. ...

  • Page 69

    ... Power Dissipation When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory’s nonvolatility increases usable battery life because data is retained when system power is removed. ...

  • Page 70

    ... Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office. 2. Visit Intel’s World Wide Web home page at http://www.intel.com for technical documentation and tools. 3. For the most current information on Intel StrataFlash memory, visit our website at http:// developer.intel.com/design/flash/isf. 70 ...

  • Page 71

    ... PC28F256J3C125 PC28F128J3C120 PC28F640J3C115 PC28F320J3C110 256-Mbit J3 (x8/x16) 5 Access Speed (ns) 1 256 Mbit = 125 128 Mbit = 150, 120 64 Mbit = 120, 115 32 Mbit = 110 ® Intel 0.25 micron lithography C = Intel® 0.18 micron lithography Voltage ( PEN V/3 V Product Family ® Intel StrataFlash memory, 2 bits-per-cell 71 ...

  • Page 72

    J3 (x8/x16) 72 Datasheet ...