IC CONFIG DEVICE 1.6MBIT 20-PLCC

 

EPC2LC20N

Manufacturer Part NumberEPC2LC20N
DescriptionIC CONFIG DEVICE 1.6MBIT 20-PLCC
ManufacturerAltera
SeriesEPC
EPC2LC20N datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EPC2LC20N

Programmable TypeIn System ProgrammableMemory Size1.6Mb
Voltage - Supply3 V ~ 3.6 V, 4.75 V ~ 5.25 VOperating Temperature0°C ~ 70°C
Package / Case20-PLCCMemory TypeFlash
Clock Frequency66.7MHzSupply Voltage Range3V To 5.25V
Memory Case StyleLCCNo. Of Pins20
Operating Temperature Range0°C To +70°CRohs CompliantYes
For Use WithPLMJ1213 - PROGRAMMER ADAPTER 20 PIN J-LEADLead Free Status / RoHS StatusLead free / RoHS Compliant
Other names544-1376-5
EPC2LC20N
  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Page 5/26

Download datasheet (296Kb)Embed
PrevNext
Chapter 4: Configuration Devices for SRAM-Based LUT Devices Data Sheet
Functional Description
Table 4–2. Configuration Devices Required (Part 4 of 4)
Family
Device
Stratix II
EP2S15
EP2S30
EP2S60
EP2S90
EP2S130
EP2S180
Notes to
Table
4–2:
(1) Raw Binary Files (.rbf) were used to determine these sizes.
(2) This is with the Cyclone series compression feature enabled.
(3) EP1S10 ES devices requires four EPC2 devices.
Figure 4–1
shows the configuration device block diagram.
Figure 4–1. Configuration Device Block Diagram
FPGA (except FLEX 8000) Configuration Using an EPC2, EPC1, or EPC1441
nCS
(2)
OE
FLEX 8000 Device Configuration Using an EPC1, EPC1441, EPC1213, EPC1064, or EPC1064V
DCLK
nCS
OE
Notes to
Figure
4–1:
(1) The EPC1441 devices do not support data cascading. The EPC1, EPC2, and EPC1213 devices support data cascading.
(2) The OE pin is a bidirectional open-drain pin.
© December 2009
Altera Corporation
Data Size (Bits)
EPC1064/
(1)
1064V
EPC1213
5,000,000
10,100,000
17,100,000
27,500,000
39,600,000
52,400,000
Address
Oscillator
CLK
Counter
ENA
nRESET
Oscillator
Control
Address
Error
EPROM
Detection
Circuitry
Array
DATA
Shift
Register
Address
CLK
Counter
ENA
nRESET
Address
Decode
Logic
EPROM
Array
DATA
Shift
Register
Configuration Handbook (Complete Two-Volume Set)
4–5
EPC1441
EPC1
EPC2
3
7
11
17
24
31
DCLK
Decode
Logic
nCASC
(1)
DATA
nCASC
(1)
DATA