NCP1207BDR2G ON Semiconductor, NCP1207BDR2G Datasheet

IC CTRLR PWM CM OVP OCP HV 8SOIC

NCP1207BDR2G

Manufacturer Part Number
NCP1207BDR2G
Description
IC CTRLR PWM CM OVP OCP HV 8SOIC
Manufacturer
ON Semiconductor
Datasheet

Specifications of NCP1207BDR2G

Output Isolation
Isolated
Voltage - Input
10.6 ~ 20 V
Operating Temperature
-40°C ~ 150°C
Package / Case
8-SOIC (0.154", 3.90mm Width) 7 leads
Number Of Outputs
1
Duty Cycle (max)
28.6 %
Output Current
500 mA
Mounting Style
SMD/SMT
Switching Frequency
75 KHz
Operating Supply Voltage
20 V
Maximum Operating Temperature
+ 150 C
Fall Time
20 ns
Minimum Operating Temperature
- 40 C
Rise Time
40 ns
Synchronous Pin
No
Topology
Flyback
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NCP1207BDR2G
Manufacturer:
ON Semiconductor
Quantity:
1 950
Part Number:
NCP1207BDR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
NCP1207BDR2G
Manufacturer:
ON/安森美
Quantity:
400
Part Number:
NCP1207BDR2G
Manufacturer:
ON
Quantity:
6 935
NCP1207A, NCP1207B
PWM Current- - Mode
Controller for Free Running
Quasi- -Resonant Operation
demagnetization detector to ensure full borderline/critical Conduction
Mode in any load/line conditions and minimum drain voltage switching
(Quasi- -Resonant operation). Due to its inherent skip cycle capability,
the controller enters burst mode as soon as the power demand falls
below a predetermined level. As this happens at low peak current, no
audible noise can be heard. For the NCP1207A, an internal 8.0 ms timer
prevents the free- -run frequency to exceed 125 kHz (therefore below the
150 kHz CISPR- -22 EMI starting limit), while the skip adjustment
capability lets the user select the frequency at which the burst foldback
takes place. For the NCP1207B, the internal timer duration is reduced to
4.5 ms to allow operation at higher frequencies (up to 200 kHz).
transformer design in avoiding the use of an auxiliary winding to
supply the NCP1207A/B. This feature is particularly useful in
applications where the output voltage varies during operation (e.g.
battery chargers). Due to its high- -voltage technology, the IC is
directly connected to the high- -voltage DC rail. As a result, the
short- -circuit trip point is not dependent upon any V
winding which, brought via a dedicated pin, also enables fast
Overvoltage Protection (OVP). Once an OVP has been detected, the
IC permanently latches off.
with an overcurrent fault protection circuitry (OCP) makes the final
design rugged and reliable.
Typical Applications
 Semiconductor Components Industries, LLC, 2010
December, 2010 - - Rev. 11
The NCP1207A/B combines a true current mode modulator and a
The Dynamic Self- -Supply (DSS) drastically simplifies the
The transformer core reset detection is done through an auxiliary
Finally, the continuous feedback signal monitoring implemented
4.5 ms Minimum T
Free- -Running Borderline/Critical Mode Quasi- -Resonant Operation
Current- -Mode with Adjustable Skip- -Cycle Capability
No Auxiliary Winding V
Auto- -Recovery Overcurrent Protection
Latching Overvoltage Protection
External Latch Triggering, e.g. Via Overtemperature Signal
500 mA Peak Current Source/Sink Capability
Undervoltage Lockout for V
Internal 1.0 ms Soft- -Start
Internal 8.0 ms Minimum T
Adjustable Skip Level
Internal Temperature Shutdown
Direct Optocoupler Connection
SPICE Models Available for TRANsient Analysis
These are Pb- -Free and Halide- -Free Devices
AC/DC Adapters for Notebooks, etc.
Offline Battery Chargers
Consumer Electronics (DVD Players, Set- -Top Boxes, TVs, etc.)
Auxiliary Power Supplies (USB, Appliances, TVs, etc.)
OFF
for NCP1207B
CC
OFF
Operation
CC
for NCP1207A,
Below 10 V
CC
auxiliary level.
1
†For information on tape and reel specifications,
NCP1207ADR2G
NCP1207APG
NCP1207BDR2G
8
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
8
8
1
Device
1
1
1207A/B/AP = Device Code
A
L, WL
Y, YY
W, WW
G or G
ORDERING INFORMATION
GND
Dmg
CS
FB
PIN CONNECTIONS
http://onsemi.com
CASE 751
D SUFFIX
CASE 751U
1
2
3
4
CASE 626
P SUFFIX
SOIC- -8
D SUFFIX
PDIP- -8
SOIC- -7
(Pb--Free)
(Pb--Free)
Package
(Pb--Free)
SOIC--8
SOIC--7
PDIP--8
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb--Free Package
Publication Order Number:
8
6
5
7
2500/Tape & Reel
2500/Tape & Reel
8
1
50 Units / Rail
HV
NC
V
Drv
8
1
8
1
MARKING
DIAGRAM
CC
Shipping
NCP1207A/D
YYWWG
1207AP
1207A
ALYW
1207B
ALYW
AWL
G
G

Related parts for NCP1207BDR2G

NCP1207BDR2G Summary of contents

Page 1

... Device Code Dmg CS GND ORDERING INFORMATION Device NCP1207ADR2G NCP1207APG NCP1207BDR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. 1 http://onsemi.com MARKING DIAGRAM 8 1207A SOIC- -8 ALYW D SUFFIX ...

Page 2

Universal Network *Please refer to the application information section PIN FUNCTION DESCRIPTION Pin Pin Name Function 1 Demag Core reset detection and OVP 2 FB Sets the peak current setpoint 3 CS Current sense input and skip cycle level ...

Page 3

HV 7.0 PON mA 5 5.3 V (fault) To Internal Fault Supply Mngt. GND *S and R are level triggered whereas S is edge triggered. R has priority over the ...

Page 4

ELECTRICAL CHARACTERISTICS unless otherwise noted) CC Rating DYNAMIC SELF- -SUPPLY V Increasing Level at which the Current Source Turns--off CC V Decreasing Level at which the Current Source Turns-- Decreasing Level at which the ...

Page 5

TEMPERATURE (C) Figure 3. Internal IC Consumption (No Output Load) versus Temperature 12.9 12.4 11.9 11.4 10.9 10.4 --50 -- TEMPERATURE (C) Figure 5. VCC ...

Page 6

TEMPERATURE (C) Figure 9. Input Voltage (Vpin1 Decreasing) versus Temperature 8.0 7.8 7.6 7.4 7.2 7.0 6.8 6.6 6.4 6.2 6.0 --50 1.20 1.15 1.10 1.05 1.00 0.95 ...

Page 7

... Conduction Mode.  Dynamic Self- -Supply (DSS): due to its Very High Voltage Integrated Circuit (VHVIC) technology, ON Semiconductor’s NCP1207A/B allows for a direct pin connection to the high- -voltage DC rail. A dynamic current source charges up a capacitor and thus provides a fully independent V level to the NCP1207A/B. As ...

Page 8

The DSS behavior actually depends on the internal IC consumption and the MOSFET’s gate charge Qg select a MOSFET like the MTP2N60E, Qg equals 22 nC (max). With a maximum switching frequency selected at 75 kHz, the average ...

Page 9

DRIVER DRIVER = HIGH ? DRIVER = LOW ? I = 200 RESET + 2 + Figure 15. A patented method allows for skip level selection via a series resistor inserted in series with ...

Page 10

An optocoupler is generally used to transfer the feedback information to the FB pin while providing the necessary isolation. It introduces a limitation in how low the skip level can be adjusted since an optocoupler cannot pull the FB voltage ...

Page 11

Figure 20. A voltage sample is taken 4.5 ms after the turn- -off sequence When an OVP condition has been detected, the NCP1207A/B enters a latchoff phase and stops all switching operations. The ...

Page 12

A DIP8 package offers a junction- -to- -ambient thermal resistance R of 100C/W. The maximum power θJA dissipation can thus be computed knowing the maximum operating ambient temperature (e.g. 70C) together with the ...

Page 13

V CC REGULATION OCCURS HERE 5.3 V DRV INTERNAL FAULT FLAG STARTUP PHASE Soft- -Start The NCP1207A/B features an internal 1 ms soft- -start to soften the constraints occurring in the power supply during startup. It ...

Page 14

Operation Shots Below are some oscilloscope shots captured 120 VDC with a transformer featuring a 800 mH in primary inductance. Figure 25. This plot gathers waveforms captured at three different operating points upper plot: free ...

Page 15

NOTE 5 F TOP VIEW e 0.010 SIDE VIEW PACKAGE DIMENSIONS 8 LEAD PDIP CASE 626--05 ISSUE M NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME ...

Page 16

... S B 0.25 (0.010 - SEATING PLANE - - 0.25 (0.010 *For additional information on our Pb--Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC CASE 751--07 ISSUE 0.10 (0.004 SOLDERING FOOTPRINT* 1.52 0.060 7.0 4.0 0.275 ...

Page 17

... *For additional information on our Pb--Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “ ...

Related keywords