ISL94201IRZ Intersil, ISL94201IRZ Datasheet

IC MULTI LI-ION AFE 24-QFN

ISL94201IRZ

Manufacturer Part Number
ISL94201IRZ
Description
IC MULTI LI-ION AFE 24-QFN
Manufacturer
Intersil
Datasheet

Specifications of ISL94201IRZ

Function
Over/Under Voltage Protection
Battery Type
Lithium-Ion (Li-Ion)
Voltage - Supply
5 V ~ 10 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-VFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL94201IRZ
Manufacturer:
Intersil
Quantity:
25
Part Number:
ISL94201IRZ
Manufacturer:
INTERSIL
Quantity:
20 000
Multi-Cell Li-ion Battery Pack Analog
Front-End
The ISL94201 is an analog front end for a microcontroller in
a multi-cell Li-ion battery pack. The ISL94201 supports
battery pack configurations consisting of 4-cells to 7-cells in
series and 1 or more cells in parallel. The ISL94201 provides
an internal 3.3V voltage regulator, and cell voltage monitor
level shifters.
Using an internal analog multiplexer the ISL94201 provides
monitoring of each cell voltage plus internal and external
temperature by a separate microcontroller with an A/D
converter. Software on this microcontroller implements all
battery pack control functionality.
Ordering Information
NOTE: These Intersil Pb-free plastic packaged products employ
special Pb-free material sets, molding compounds/die attach
materials, and 100% matte tin plate plus anneal (e3 termination
finish, which is RoHS compliant and compatible with both SnPb and
Pb-free soldering operations). Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J STD-020.
ISL94201IRZ
PART NUMBER
(Note)
942 01IRTZ
MARKING
PART
®
1
24 Ld 4x4 QFN
Data Sheet
PACKAGE
(Pb-free)
L24.4x4D
DWG. #
PKG.
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Four Battery-Backed Software Controlled Flags
• 10% Accurate 3.3V Voltage Regulator (Minimum 25mA
• Monitored Cell Voltage Output Stable In 100µs
• Simple I
• Sleep Operation With Programmable Negative Edge or
• <10µA Sleep Mode
• Pb-Free (RoHS compliant)
Applications
• Power Tools
• Battery Backup Systems
• E-Bikes
• Portable Test Equipment
• Medical Systems
• Hybrid Vehicle
• Military Electronics
Pinout
Out With External NPN Transistor Having Current Gain
of 70)
Positive Edge Wake-Up
VC7/VCC
VCELL6
VCELL5
VCELL4
All other trademarks mentioned are the property of their respective owners.
2
|
July 3, 2008
NC
NC
C Host Interface
Intersil (and design) is a registered trademark of Intersil Americas Inc.
1
2
3
4
5
6
24
7
Copyright Intersil Americas Inc. 2008. All Rights Reserved
23
8
(24 LD QFN)
TOP VIEW
ISL94201
22
9
10
21
11
20
ISL94201
12
19
18
17
16
15
14
13
FN6719.0
TEMPI
AO
NC
NC
NC
VSS

Related parts for ISL94201IRZ

ISL94201IRZ Summary of contents

Page 1

... PART NUMBER PART PACKAGE (Note) MARKING (Pb-free) ISL94201IRZ 942 01IRTZ 24 Ld 4x4 QFN NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...

Page 2

Functional Diagram VC7/VCC CELL VCELL6 VOLTAGES VCELL5 LEVEL SHIFTERS VCELL4 VCELL3 VCELL2 VCELL1 BACKUP SUPPLY VSS Pin Descriptions SYMBOL VC7/VCC Battery cell 7 voltage input/VCC supply. This pin is used to monitor the voltage of this battery cell externally at ...

Page 3

... Thermal Information Thermal Resistance (Typical, Notes 1, 2) θ 36. QFN . . . . . . . . . . . . . . . . . . . . . . Continuous Package Power Dissipation . . . . . . . . . . . . . . . . .400mW Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to +125°C Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below - 0 0.5V http://www.intersil.com/pbfree/Pb-FreeReflow.asp SS RGO - 0. <27V Operating Conditions - 0. Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C Supply Voltage Range (Typical 10V - 0 ...

Page 4

Operating Specifications Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested (Continued) PARAMETER SYMBOL OVER-TEMPERATURE PROTECTION SPECIFICATIONS ...

Page 5

Operating Specifications Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested (Continued) PARAMETER SYMBOL Device Wkup Pin ...

Page 6

Operating Specifications Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested (Continued) PARAMETER SYMBOL Input Buffer High ...

Page 7

Automatic Temperature Scan AUTO TEMP CONTROL (INTERNAL ACTIVATION) MONITOR TIME = 5ms TEMP3V PIN EXTERNAL TEMPERATURE OVER-TEMPERATURE TMP3V/13 DELAY TIME = 1ms XOT BIT Serial Interface Timing Diagrams Bus Timing SCL t SU:STA t HD:STA SDA (INPUT TIMING) SDA (OUTPUT ...

Page 8

Registers ADDR REGISTER READ/WRITE 00H Config/Op Read only Status 01H Operating Read only Status (Note 10) 02H Not Used Read/Write 03H Analog Out Read/Write 04H Control Read/Write 05H Not Used Read/Write 06H Not Used Read/Write 07H Feature Set Read/Write (Write ...

Page 9

TABLE 2. CONFIG/OP STATUS REGISTER (ADDR: 00H) (Continued) BIT FUNCTION 2 RESERVED Reserved for future expansion. 1 RESERVED Reserved for future expansion. 0 RESERVED Reserved for future expansion. BIT FUNCTION 7 RESERVED Reserved for future expansion. 6 RESERVED Reserved for ...

Page 10

Configuration Registers The device is configured for specific application requirements using the Configuration Registers. The configuration registers consist of SRAM memory. BIT FUNCTION 7 SLEEP Force Sleep 6:0 RESERVED TABLE 6. FEATURE SET CONFIGURATION REGISTER (ADDR: 07H) BIT FUNCTION 7 ...

Page 11

Device Description Design Theory Instructed by the microcontroller, the ISL94201 performs cell voltage and temperature monitoring. 7 CELLS VCELL7 VCELL6 VCELL5 VCELL4 VCELL3 VCELL2 VCELL1 VSS System Power-Up/Power-Down The ISL94201 powers up when the voltages ...

Page 12

ISL94201 WKUP (STATUS) WAKE UP CIRCUITS WKPOL (CONTROL) V CELL1 * Internal resistor only connected when WKPOL=1. FIGURE 3. WAKE UP CONTROL CIRCUITS Protection Functions In the default recommended condition, the ISL94201automatically detects internal over-temperature, and external over-temperature conditions. The ...

Page 13

OSC ATMPOFF TMP3ON AO3:AO0 DECODE EXT TEMP VSS (ON) MUX AO 1ms DELAY EXTERNAL TEMP MONITOR XOT TEMP FAIL INDICATOR FIGURE 4. EXTERNAL TEMPERATURE MONITORING AND CONTROL LEVEL SCL SHIFT 2 SDA ...

Page 14

The device responds with an acknowledge after recognition of a start condition and the correct slave byte write operation is selected, the device responds with an acknowledge after the receipt of each subsequent eight bits. The device acknowledges ...

Page 15

Read Operations Read operations are initiated in the same manner as write operations with the host sending the address where the read is to start (but no data). Then, the host sends an ACK, a repeated start, and the slave ...

Page 16

Register Protection The Feature Set configuration register is write protected on initial power up. In order to write to these registers it is necessary to set a bit to enable each one. These write enable bits are in the Write ...

Page 17

Applications Circuits The following application circuits are ideas to consider when developing a battery pack implementation. There are many more ways that the pack can be designed. ISL94201 0.1¬µ VC7/VCC VCELL6 VCELL5 VCELL4 VCELL3 VCELL2 4.7µF VCELL1 MINIMIZE LENGTH MAXIMIZE ...

Page 18

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Page 19

Package Outline Drawing L24.4x4D 24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06 4.00 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 19 ISL94201 ...

Related keywords