LTC4007EUFD-1#TRPBF Linear Technology, LTC4007EUFD-1#TRPBF Datasheet - Page 21

IC CHARGER BATTERY 4A 24-QFN

LTC4007EUFD-1#TRPBF

Manufacturer Part Number
LTC4007EUFD-1#TRPBF
Description
IC CHARGER BATTERY 4A 24-QFN
Manufacturer
Linear Technology
Type
Battery Chargerr
Datasheet

Specifications of LTC4007EUFD-1#TRPBF

Function
Charge Management
Battery Type
Lithium-Ion (Li-Ion)
Voltage - Supply
6 V ~ 28 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-WFQFN Exposed Pad
Output Current
4A
Output Voltage
4.1/4.2V
Operating Supply Voltage (min)
6V
Operating Supply Voltage (max)
28V
Operating Temp Range
-40C to 85C
Package Type
QFN
Mounting
Surface Mount
Pin Count
24
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC4007EUFD-1#TRPBFLTC4007EUFD-1
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC4007EUFD-1#TRPBFLTC4007EUFD-1
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC4007EUFD-1#TRPBFLTC4007EUFD-1#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
APPLICATIO S I FOR ATIO
General Rules (Continued)
7. Connection of switching ground to system ground or
8. Route analog ground as a trace tied back to IC ground
9. A good rule of thumb for via count for a given high
internal ground plane should be single point. If the
system has an internal system ground plane, a good
way to do this is to cluster vias into a single star point
to make the connection.
(analog ground pin if present) before connecting to
any other ground. Avoid using the system ground
plane. CAD trick: make analog ground a separate
ground net and use a 0Ω resistor to tie analog ground
to system ground.
current path is to use 0.5A per via. Be consistent.
U
U
W
U
10. If possible, place all the parts listed above on the same
11. Copper fills or pours are good for all power connec-
12. For best current programming accuracy provide a
It is important to keep the parasitic capacitance on the R
CSP and BAT pins to a minimum. The traces connecting
these pins to their respective resistors should be as short
as possible.
PCB layer.
tions except as noted above in Rule 3. You can also use
copper planes on multiple layers in parallel too—this
helps with thermal management and lower trace in-
ductance improving EMI performance further.
Kelvin connection from R
Figure 12 as an example.
SENSE
LTC4007-1
to CSP and BAT. See
21
40071f
T
,

Related parts for LTC4007EUFD-1#TRPBF