ISL6141IB Intersil, ISL6141IB Datasheet

no-image

ISL6141IB

Manufacturer Part Number
ISL6141IB
Description
IC CTRLR HOT PLUG NEG VOLT 8SOIC
Manufacturer
Intersil
Type
Hot-Swap Controllerr
Datasheet

Specifications of ISL6141IB

Applications
General Purpose, VoIP
Internal Switch(s)
No
Voltage - Supply
36 V ~ 72 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (0.154", 3.90mm Width)
Linear Misc Type
Negative Voltage
Package Type
SOIC N
Operating Supply Voltage (max)
80V
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
4mm
Product Height (mm)
1.5mm
Product Length (mm)
5mm
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6141IB
Quantity:
6
Part Number:
ISL6141IB
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6141IBZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6141IBZA
Manufacturer:
Intersil
Quantity:
500
Part Number:
ISL6141IBZA
Manufacturer:
INTERSIL
Quantity:
20 000
Negative Voltage Hot Plug Controller
The ISL6141 is an 8-pin, negative voltage hot plug controller
that allows a board to be safely inserted and removed from a
live backplane. Inrush current is limited to a programmable
value by controlling the gate voltage of an external N-
channel pass transistor. The pass transistor is turned off if
the input voltage is less than the Under-Voltage threshold, or
greater than the Over-Voltage threshold. The IntelliTrip
electronic circuit breaker and programmable current limit
features protect the system against short circuits. When the
Over-Current threshold is exceeded, the output current is
limited for 600µs before the circuit breaker shuts down the
FET. If the fault disappears before the 600µs time-out,
normal operation resumes. In addition, the IntelliTrip
electronic circuit breaker has a fast Hard Fault shutdown with
a threshold set at 4 times the current limit value. When
activated, the GATE is immediately turned off and then
slowly turned back on for a single retry (soft-start). The
active low PWRGD signal can be used to directly enable a
power module (with a low enable input). The ISL6151 is the
same device but has an active high PWRGD output.
Typical Application (RL, CL are the Load)
R1 = 0.02Ω (1%)
R2 = 10Ω (5%)
R3 = 18kΩ (5%)
R4 = 549kΩ (1%)
R5 = 6.49kΩ (1%)
R6 = 10kΩ (1%)
-48V IN
R4
R5
R6
GND
UV
OV
V
EE
R1
SENSE
ISL6141
V
®
C1 = 150nF (25V)
C2 = 3.3nF (100V)
Q1 = IRF530 (100V, 17A, 0.11Ω)
CL = 100µF (100V)
RL = equivalent load
C1
DD
GATE
1
Q1
R2
Data Sheet
R3
PWRGD
C2
DRAIN
-48V OUT
GND
TM
RL
(LOAD)
TM
1-888-INTERSIL or 321-724-7143
CL
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Operates from -20V to -80V (-100V Absolute Max Rating)
• Programmable Inrush Current
• Programmable Over-Voltage Protection
• Programmable Under-Voltage Protection
• UVLO (Under-Voltage Lock-Out) ~ 16.5V
• Programmable Current Limit with 600µs time-out
• IntelliTrip
• Pin Compatible with ISL6140/50.
• Power Good Control Output
• Pb-free available
Applications
• VoIP (Voice over Internet Protocol) Servers
• Telecom systems at -48V
• Negative Power Supply Control
• +24V Wireless Base Station Power
Related Literature
• ISL6140/41 EVAL1 Board Set, Document # AN9967
• ISL6142/52 EVAL1 Board Set, Document # AN1000
• ISL6140/50 Hot Plug Controller, Document # FN9039
• ISL6116 Hot Plug Controller, Document # FN4778
NOTE: See www.intersil.com/hotplug for more information.
Pinout
ISL6141 has active low (L version) PWRGD output pin
ISL6151 has active high (H version) PWRGD output pin
- 135mV of hysteresis
- Equals ~4.6V of hysteresis at the power supply
between Over-Current and Hard Fault conditions
- Fast shutdown for Hard Faults with a single retry (fault
- Monitors both the DRAIN (voltage drop across the FET)
- PWRGD active high: ISL6151 (H version)
- PWRGD active low: ISL6141 (L version)
current > 4X current limit value).
and the GATE voltage; once both are OK, the Power
Good output is latched in the active state.
PWRGD/PWRGD 1
|
TM
Intersil (and design) is a registered trademark of Intersil Americas Inc.
ISL6141 OR ISL6151 (8 LEAD SOIC)
electronic circuit breaker distinguishes
Copyright © Intersil Americas Inc. 2002, 2004. All Rights Reserved
July 2004
V
OV
UV
EE
2
3
4
TOP VIEW
Intellitrip™ is a trademark of Intersil Americas Inc.
ISL6141, ISL6151
8
7
6
5
V
DRAIN
GATE
SENSE
DD
FN9079.1

Related parts for ISL6141IB

ISL6141IB Summary of contents

Page 1

... ISL6141, ISL6151 July 2004 FN9079.1 electronic circuit breaker distinguishes ISL6141 OR ISL6151 (8 LEAD SOIC TOP VIEW DRAIN GATE SENSE EE Intersil (and design registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002, 2004. All Rights Reserved Intellitrip™ trademark of Intersil Americas Inc. ...

Page 2

... PART NO. TEMP. RANGE ( C) PACKAGE ISL6141CB Lead SOIC M8.15 ISL6141CBZA Lead SOIC (See Note) (Pb-free) ISL6151CB Lead SOIC M8.15 ISL6151CBZA Lead SOIC (See Note) (Pb-free) ISL6141IB - Lead SOIC M8.15 ISL6141IBZA - Lead SOIC (See Note) (Pb-free) ISL6151IB - Lead SOIC M8.15 GND 1.265V 1.255V ...

Page 3

Pin Descriptions PWRGD (ISL6141; L Version) Pin 1 This digital output is an open-drain pull-down device. During start-up the DRAIN and GATE voltages are monitored with two separate comparators. The first comparator looks at the DRAIN pin voltage compared to ...

Page 4

GATE Pin 6 - This analog output drives the gate of the external FET used as a pass transistor. The GATE pin is high (FET is on) when the following conditions are met: • UVLO is above its trip point ...

Page 5

Absolute Maximum Ratings Supply Voltage ( -0.3V to 100V DD EE DRAIN, PWRGD, PWRGD Voltage . . ...

Page 6

Electrical Specifications V = +48V Commercial (0 PARAMETER UV Pin Input Current OV pin OV Pin High Threshold Voltage OV Pin Low Threshold Voltage OV Pin Hysteresis OV Pin Input Current DRAIN Pin Power Good Threshold (PWRGD/PWRGD active) ...

Page 7

Test Circuit and Timing Diagrams PWRGD ISL6141 ISL6151 FIGURE 2A. TYPICAL TEST CIRCUIT OV Pin 2V 1.255V 0V t PHLOV 13.6V 1V GATE ...

Page 8

Test Circuit and Timing Diagrams 50mV SENSE t PHLSENSE GATE ~4V (depends on FET threshold) FIGURE 6. SENSE TO GATE TIMING Typical Performance Curves 4.5 4 3.5 3 2.5 2 1 ...

Page 9

Typical Performance Curves 2.45 2.4 2.35 2.3 2.25 2.2 2.15 2.1 -40 - Temperature (C) FIGURE 11. SUPPLY CURRENT VS TEMPERATURE 13.9 13.8 13.7 13.6 13.5 13.4 13.3 -40 - Temperature (C) ...

Page 10

Typical Performance Curves -40 - Temperature (C) FIGURE 17. GATE PULL-DOWN CURRENT (UV/OV/TIME-OUT) VS TEMPERATURE -40 - ...

Page 11

Applications Information GND -48V IN FIGURE 23. TYPICAL APPLICATION WITH MINIMUM COMPONENTS Typical Values for a representative system; which assumes: • 43V to 71V supply range; 48 nominal 43V 71V • 1Amp of typical current draw; ...

Page 12

the Over-Current sense resistor. If the input current is high enough, such that the voltage drop across R1 exceeds the SENSE comparator trip point (50mV nominal), the GATE pin will be pulled lower (to ~4V) and current ...

Page 13

Inrush Current Control The primary function of the ISL6141 hot plug controller is to control the inrush current. When a board is plugged into a live backplane, the input capacitors of the board’s power supply circuit can produce large current ...

Page 14

In addition to the above current limit and 600µs time-out, there is a Hard Fault comparator to respond to short circuits with an immediate GATE shutdown (typically 10µs) and a single retry. The trip point of this comparator is set ...

Page 15

The three resistor divider (R4, R5, R6) is the recommended approach for most cases. But if acceptable values can’t be found, then consider 2 separate resistor dividers (one for each ...

Page 16

When any of the 4 conditions occur that turn off the GATE (OV, UV, UVLO, Over-Current Time-Out) the PWRGD latch is reset and the Q2 DMOS device will shut off (high impedance). The pin will quickly be pulled high by ...

Page 17

The brick’s output capacitance is also determined by the system, including load regulation considerations. However, it can affect the ISL6141/51, depending upon how it is enabled. For example, if the PWRGD signal is not used to enable the brick, the ...

Page 18

Applications: Layout Considerations For the minimum application, there are only 6 resistors, 2 capacitors, one IC and one FET. A sample layout is shown in Figure 35. It assumes the IC is 8-SOIC; the FET D2PAK (or ...

Page 19

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Related keywords