IC SINK DVR 32BIT LATCH 44-PLCC

 

A6833SEPTR-T

Manufacturer Part NumberA6833SEPTR-T
DescriptionIC SINK DVR 32BIT LATCH 44-PLCC
ManufacturerAllegro Microsystems Inc
TypeLow Side
A6833SEPTR-T datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of A6833SEPTR-T

Input TypeSerialNumber Of Outputs32
Current - Peak Output125mAVoltage - Supply3 V ~ 5.5 V
Operating Temperature-20°C ~ 85°CMounting TypeSurface Mount
Package / Case44-LCC (J-Lead)Supply Voltage Min3.3V
Supply Voltage Max5VNo. Of Outputs32
Output Voltage30VOutput Current125mA
Driver Case StyleLCCPeak Reflow Compatible (260 C)Yes
Device TypeSinkLead Free Status / RoHS StatusLead free / RoHS Compliant
Current - Output / Channel-On-state Resistance-
Other names620-1311-2
A6833SEPTR-T
  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
Page 5/7

Download datasheet (200Kb)Embed
PrevNext
A6833
Timing Requirements and Specifications
C LOC K
S E R IAL
DAT A IN
S E R IAL
DAT A OUT
S T R OB E
OUT P UT E NAB LE
OUT
OUT P UT E NAB LE
OUT
Key
A
Data Active Time Before Clock Pulse (Data Set-Up Time)
B
Data Active Time After Clock Pulse (Data Hold Time)
C
Clock Pulse Width
D
Time Between Clock Activation and Strobe
E
Strobe Pulse Width
NOTE: Timing is representative of a 10 MHz clock. Higher speeds
may be attainable; operation at high temperatures will reduce the
specified maximum clock frequency.
S
erial Data present at the input is transferred to the shift register on
the logical 0 to logical 1 transition of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data information towards
the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the
input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to the respective
latch when the STROBE is high (serial-to-parallel conversion). The
DABiC-5 32-Bit Serial-Input Latched Sink Drivers
(Logic Levels are V
and Ground)
DD
C
50%
A
B
DAT A
50%
t
p(C H-S QX)
50%
D
E
50%
HIG H = ALL OUT P UT S E NAB LE D
t
p(S T H-QL)
N
LOW = ALL OUT P UT S B LANK E D (DIS AB LE D)
50%
t
dis (B Q)
N
Description
latches will continue to accept new data as long as the STROBE is
held high. Applications where the latches are bypassed (STROBE
tied high) will require that the OUTPUT ENABLE input be low
during serial data entry.
When the OUTPUT ENABLE input is low, the output sink drivers
are disabled (OFF). The information stored in the latches is not
affected by the OUTPUT ENABLE input. With the OUTPUT
ENABLE input high, the outputs are controlled by the state of their
respective latches.
DAT A
t
p(S TH-QH)
90%
DAT A
10%
t
en(B Q)
t
t
r
f
90%
50%
DAT A
10%
Symbol
Time (ns)
t
25
su(D)
t
25
h(D)
t
50
w(CH)
t
100
su(C)
t
50
w(STH)
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
4