L6227Q STMicroelectronics, L6227Q Datasheet
L6227Q
Specifications of L6227Q
Available stocks
Related parts for L6227Q
L6227Q Summary of contents
Page 1
... T J PWM current OFF Description The L6227Q is a DMOS dual full bridge designed for motor control applications, realized in BCDmultipower technology, which combines isolated DMOS power transistors with CMOS and bipolar circuits on the same chip. The device also includes two independent constant off time PWM current controllers that performs the chopping regulation ...
Page 2
... Truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.4 PWM current control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.5 Slow decay mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.6 Non-dissipative overcurrent protection . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.7 Thermal protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6 Output current capability and IC power dissipation . . . . . . . . . . . . . . 21 7 Thermal management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 9 Order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 2/27 L6227Q ...
Page 3
... L6227Q 1 Electrical data 1.1 Absolute maximum ratings Table 1. Absolute maximum ratings Symbol Parameter V Supply voltage S Differential voltage between OUT1 , OUT2 OUT1 , OUT2 Bootstrap peak voltage BOOT V ,V Input and enable voltage range IN EN Voltage range at pins REFA REFB V REFB V V Voltage range at pins RC ...
Page 4
... Electrical data 1.3 Thermal data Table 3. Thermal data Symbol R Thermal resistance junction-ambient max th(JA) 1. Mounted on a double-layer FR4 PCB with a dissipating copper surface of 0 ground layer connected through 18 via holes (9 below the IC). 4/27 Parameter (1) . L6227Q Value Unit ° C the top side plus 6 ...
Page 5
... L6227Q 2 Pin connection Figure 2. Pin connection (top view) Note: 1 The pins are connected to die PAD 2 The die PAD must be connected to GND pin Pin connection 5/27 ...
Page 6
... Do not leave this pin open or connect to GND. Bridge A logic input 1. Bridge A logic input 2. Bridge A source pin. This pin must be connected to power ground through a sensing power resistor. RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-time of the bridge A. Function L6227Q ...
Page 7
... L6227Q 3 Electrical characteristics Table 5. Electrical characteristics (T Symbol Parameter V Turn-on threshold Sth(ON) V Turn-off threshold Sth(OFF) I Quiescent supply current S T Thermal shutdown temperature J(OFF) Output DMOS transistors High-side + low-side switch ON R DS(on) resistance I Leakage current DSS Source drain diodes V Forward ON voltage SD t Reverse recovery time ...
Page 8
... RCA RCB 0.5 V REFA, REFB ( kΩ; C OFF R = 100 kΩ; C OFF and -25 °C to 125 ° ( mA; C < 100 mA; C < 100 pF EN Min Typ Max 3.5 5.5 ±5 500 1 2 OFF = OFF 10 (1) 2 200 100 L6227Q Unit µs µs µs µs µA A Ω ...
Page 9
... L6227Q Figure 3. Switching characteristic definition EN V th(ON) V th(OFF) I OUT 90% 10% D01IN1316 Figure 4. Overcurrent detection timing definition t FALL t D(OFF)EN I OUT I SOVER ON BRIDGE OFF V EN 90% 10% t OCD(ON) Electrical characteristics RISE t D(ON)EN D02IN1399 t OCD(OFF) 9/27 ...
Page 10
... Circuit description 4.1 Power stages and charge pump The L6227Q integrates two independent power MOS Full Bridges. Each power MOS has an = 0.73 Ω (typical value @ 25 °C), with intrinsic fast freewheeling diode. Cross R DS(on) conduction protection is achieved using a dead time ( µs typical) between the switch off and switch on of two power MOS in one leg of a bridge ...
Page 11
... L6227Q 4.2 Logic inputs Pins IN1 , IN2 , IN1 A B The internal structure is shown in are respectively Vthon = 1.8 V and Vthoff = 1.3 V. Pins EN and EN A Overcurrent and thermal protection MOSFETs (one for the bridge A and one for the bridge B) are also connected to these pins. Due to these connections some care needs to be taken in driving these pins ...
Page 12
... PWM current control The L6227Q includes a constant off time PWM current controller for each of the two bridges. The current control circuit senses the bridge current by sensing the voltage drop across an external sense resistor connected between the source of the two lower power MOS transistors and ground, as shown in across the sense resistor increases proportionally ...
Page 13
... RC pin voltage and the status of the bridge. Immediately after the low-side power MOS turns on, a high peak current flows through the sensing resistor due to the reverse recovery of the freewheeling diodes. The L6227Q provides a 1 µs blanking time t BLANK prematurely re-trigger the monostable ...
Page 14
... Coff [nF] of the voltage at the RCRISE for allowing a RCRISE can not be smaller ON for having a good PWM ON is always bigger than t ON(MIN this last case RCRISE DT is not more constant. , the more OFF = 100kΩ R off = 47kΩ 10 L6227Q , which ON because 100 ...
Page 15
... L6227Q Figure 12. Area where t 100 10 1 4.5 Slow decay mode Figure 13 shows the operation of the bridge in the slow decay mode. At the start of the off time, the lower power MOS is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the dead time the upper power MOS is operated in the synchronous rectification mode ...
Page 16
... Circuit description 4.6 Non-dissipative overcurrent protection The L6227Q integrates an overcurrent detection circuit (OCD). This circuit provides protection against a short circuit to ground or between two phases of the bridge. With this internal over current detection, the external current sense resistor normally used and its associated power dissipation are eliminated ...
Page 17
... L6227Q Figure 15. Overcurrent protection waveforms I OUT I SOVER th(ON) V th(OFF) ON OCD OFF ON BRIDGE OFF Figure 16. t DISABLE DELAY OCD(ON) EN(FALL) OCD(OFF) t D(OFF)EN versus C and Ω Ω Circuit description V EN(LOW) t DISABLE t t EN(RISE) D(ON)EN D02IN1400 = Ω Ω Ω Ω Ω Ω Ω Ω ...
Page 18
... DELAY 4.7 Thermal protection In addition to the ovecurrent protection, the L6227Q integrates a thermal protection for preventing the device destruction in case of junction over temperature. It works sensing the die temperature by means of a sensible element integrated in the die. The device switch-off when the junction temperature reaches 165 °C (typ. value) with 15 °C hysteresis (typ. ...
Page 19
... A typical application using L6227Q is shown in application are shown in 200 nF should be placed between the power pins (VS L6227Q to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitors connected from the EN and EN inputs to ground set the shut down time for the bridge A and bridge B respectively B when an over current is detected (see overcurrent protection) ...
Page 20
... Application information Figure 18. Typical application Note: To reduce the IC thermal resistance, therefore improve the dissipation path, the NC pins can be connected to GND. 20/27 L6227Q ...
Page 21
... L6227Q 6 Output current capability and IC power dissipation Figure 19 In and and the IC power dissipation using PWM current control driving two loads, for two different driving types: – One full bridge time energized. – Two full bridges ON at the same time time are energized. ...
Page 22
... PCB with proper area and thickness. For instance, using a VFQFPN32L 5x5 package the typical Rth(JA) is about 42 °C/W when mounted on a double-layer FR4 PCB with a dissipating copper surface of 0.5 cm connected through 18 via holes (9 below the IC). 22/ the top side plus 6 cm ground layer L6227Q ...
Page 23
... L6227Q 8 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® trademark. Table 9. VFQFPN32 5x5x1.0 pitch 0.50 Dim. ...
Page 24
... Package mechanical data Figure 21. Package dimensions 24/27 L6227Q ...
Page 25
... L6227Q 9 Order codes Table 10. Order code Order code L6227Q Package VFQFPN32 1.0 mm Order codes Packaging Tube 25/27 ...
Page 26
... Revision history 10 Revision history Table 11. Document revision history Date 07-Dec-2007 10-Jun-2008 28-Jan-2009 26/27 Revision 1 First release Figure 18 on page 20 Updated: 2 Note 1 on page 4 Added: Table 3: Thermal data on page 4 3 Updated value in L6227Q Changes ...
Page 27
... L6227Q Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...