MCZ33879AEK Freescale Semiconductor, MCZ33879AEK Datasheet
MCZ33879AEK
Specifications of MCZ33879AEK
Available stocks
Related parts for MCZ33879AEK
MCZ33879AEK Summary of contents
Page 1
... MISO PWM1 PWM2 Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2009. All rights reserved. < 26.5 V PWR MC33879EK/R2 MCZ33879EK/R2 PWR MCZ33879AEK/R2 V PWR V BAT +5.0 V 33879 VDD VPWR ...
Page 2
... DEVICE VARIATIONS Table 1. Device Variations (Optional Table) Freescale Part No. 33879 33879A 33879 2 DEVICE VARIATIONS V Supply Voltage PWR - - Reference Location Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 3
... SPI Bit 0 IN5 Enable ~50 μA SPI Bit 4 IN6 ~50 μA EP Exposed Pad Figure 2. 33879 Simplified Internal Block Diagram Analog Integrated Circuit Device Data Freescale Semiconductor INTERNAL BLOCK DIAGRAM Internal Charge Bias Pump Power Supply OV, POR, SLEEP Typical of all 8 output drivers TLIM Gate ...
Page 4
... PWM direct control input pin for output 5. IN5 is “OR” with SPI bit. Command Input 5 Output 5 MOSFET source pin. Source Output 5 DO VPWR IN5 CS DI section beginning on page 14. Definition low the device will be in Sleep DD Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 5
... VPWR Input 32 DO Output 33 EP Ground Analog Integrated Circuit Device Data Freescale Semiconductor Functional Pin Description Formal Name Output 5 MOSFET drain pin. Drain Output 5 Output 3 MOSFET drain pin. Drain Output 3 Output 3 MOSFET source pin. Source Output 3 Output 4 MOSFET drain pin. Drain Output 4 Output 4 MOSFET source pin ...
Page 6
... CLAMP V ± 450 ESD1 V ±100 ESD2 V ±2000 ESD1 V ±200 ESD2 125 150 125 150 STG P 1 θ 1.2 θ Note 6 PPRT = 1500 Ω), ESD2 testing is performed in ZAP Analog Integrated Circuit Device Data Freescale Semiconductor Unit ° C ° ° C/W °C ...
Page 7
... Under-voltage Shutdown Threshold Voltage PWR V Under-voltage Shutdown Hysteresis Voltage PWR Logic Supply Voltage Logic Supply Current Logic Supply Sleep State Threshold Voltage Analog Integrated Circuit Device Data Freescale Semiconductor STATIC ELECTRICAL CHARACTERISTICS ≤ 5.5 V, 5.5 V ≤ V ≤ 40°C ≤ PWR Symbol Min V PWR (FO) 5 ...
Page 8
... A V 2.5 4.0 4.5 μ μ μA 65 100 160 μ 135 - μA – – 5.0 μA – – 5.0 μA – – 20 ° 155 – 185 C ° 5 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 9
... Input Capacitance on SCLK, DI, Tri-state DO, IN5, IN6, EN Notes 9. Upper and lower logic threshold voltage levels apply to DI, 10. This parameter is guaranteed by design; however not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor STATIC ELECTRICAL CHARACTERISTICS ≤ 5.5 V, 5.5 V ≤ V ≤ 40°C ≤ PWR Symbol ...
Page 10
... 25°C. A PWR Typ Max Unit V/μs 0.5 1.0 V/μs 0.5 1.0 V/μs 0.3 1.0 V/μs 0.3 1.0 μ μs 30 100 μs – 300 μs – – µs – – Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 11
... Time required to obtain valid data out from DO following the rise of SCLK LEAD 0.7 V SCLK DO(EN Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5 V, 5.5 V ≤ V ≤ 40°C ≤ PWR Symbol (14) f SPI t LEAD t LAG t DI (SU (HOLD (DI (DI) (16 (EN) ...
Page 12
... Figure 9. Sleep State I t < < F(DI R(DI) 3.3/5 50% 0 R(DO t VALID 0 0.2 Figure 6. Valid Data Delay Time and Valid Time Waveforms 3.3/5 Tri-State Tri-State PWR - 100 ° T Ambient Temperature ( C) A, vs. Temperature PWR Analog Integrated Circuit Device Data Freescale Semiconductor 125 ...
Page 13
... High Side Drive 1.2 1.0 0.8 0.6 0.4 0 (V) PWR Figure 12. R vs. V DS(ON) PWR Analog Integrated Circuit Device Data Freescale Semiconductor 140 V 120 100 33879 33879A - vs. V PWR Figure 13. Open Load Detection Current at Threshold 5.5 V High Side and Low Side 5 ...
Page 14
... The pins are the source outputs of the 33879. For high side drive configurations, the source pins are connected directly to the load. In low side drive configurations, the CS pin is battery input and Power-ON Reset to the PWR. Analog Integrated Circuit Device Data Freescale Semiconductor . V DD ...
Page 15
... Figure 16 illustrates the daisy chain configuration using the 33879. Data from the MCU is clocked daisy chain through Analog Integrated Circuit Device Data Freescale Semiconductor EXPOSED PAD PIN Device will perform as specified with the Exposed Pad un- terminated (floating) however recommended that the Exposed Pad be terminated to pin 1 (GND) and system ground ...
Page 16
... Bit OFF OFF OFF OFF OFF OUT 6 OUT 5 OUT 4 OUT 3 OUT 2 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 OUT 6 OUT 5 OUT 4 OUT 3 OUT 2 Status Status Status Status Status Analog Integrated Circuit Device Data Freescale Semiconductor LSB Bit OFF OUT 1 LSB Bit 0 OUT 1 Status ...
Page 17
... Analog Integrated Circuit Device Data Freescale Semiconductor DEVICE OPERATION SPI INTEGRITY CHECK Checking the integrity of the SPI communication with the initial power-up of the V ≤ ...
Page 18
... junction temperature. ° Drain Voltage Clamp Energy ( Current Area ( Time ) BAT VS Time Current Area ( Clamp Energy ( Source Voltage pin. PWR Analog Integrated Circuit Device Data Freescale Semiconductor ) J ...
Page 19
... Important: For the most current revision of the package, visit www.freescale.com and perform a keyword search using the “98A” drawing number listed below. Analog Integrated Circuit Device Data Freescale Semiconductor PACKAGING PACKAGE DIMENSIONS DWB SUFFIX EK (Pb-FREE) SUFFIX 32-LEAD SOICW EXPOSED PAD 98ARL10543D ...
Page 20
... PACKAGING PACKAGE DIMENSIONS 33879 20 PACKAGE DIMENSIONS (CONTINUED) DWB SUFFIX EK (Pb-FREE) SUFFIX 32-LEAD SOICW EXPOSED PAD 98ARL10543D ISSUE C Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 21
... Analog Integrated Circuit Device Data Freescale Semiconductor DWB SUFFIX EK (Pb-FREE) SUFFIX 32-LEAD SOICW EXPOSED PAD 98ARL10543D ISSUE C PACKAGING PACKAGE DIMENSIONS 33879 21 ...
Page 22
... ALL Pages; Updated Data Sheet to reflect Freescale formatting. • Added 33879A version 6/2007 6.0 • Added MCZ33879EK/R2 and MCZ33879AEK/R2 to the Ordering Information • Added • Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from Maximum Rations on page 6. Added note with instructions from www.freescale.com. • ...
Page 23
... Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc ...