ICE1CS02G

Manufacturer Part NumberICE1CS02G
DescriptionIC PFC CTRLR AVERAGE CURR DSO16
ManufacturerInfineon Technologies
ICE1CS02G datasheet
 


Specifications of ICE1CS02G

ModeAverage CurrentFrequency - Switching65kHz
Current - Startup1.3mAVoltage - Supply11 V ~ 25 V
Operating Temperature-40°C ~ 150°CMounting TypeSurface Mount
Package / CaseDSO-16Lead Free Status / RoHS StatusLead free / RoHS Compliant
Other namesSP000444092
SP000783614
  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
Page 17/27

Download datasheet (439Kb)Embed
PrevNext
3.5.8
Leading Edge Blanking
V
Sense
V
csth
t
= 220ns
LEB
Figure 25
Leading Edge Blanking
Whenever MOS switch is switched on, a leading edge
spike
is
generated
due
to
capacitances and the reverse recovery time of
secondary-side rectifier. This spike can cause the gate
drive to switch off unintentionally. In order to avoid a
premature termination of the switching pulse, this spike
is blanked.
3.5.9
Pre-short Protection
1.0V
CS
GATE
3.8V
Vpreshort
PROTECT
Figure 26
Pre-short Protection
The IC will enter into protection, turning off the gate
when voltage at pin 9 (PWM CS) exceed 1.0V for a
period set externally through pin 11 (PWM Pre-short).
The IC will be resetted when IC exit out of PWM BOP.
Version 1.0
3.5.10
PWM
SYNC
Synchronization
signal input
t
Figure 27
the
primary-side
During External Synchronization, external clock is input
by the synchronization signal input. PFC output is kept
in synchronization with PWM output in 1:2 ratio. The
maximum allowable external sync pulse width off time
is 0.5µs.
3.5.11
Vsync (V)
Vsense (V)
Cycle (%)
Figure 28
The maximum duty cycle is selected based on the
above setting at the PFC Vsense and PWM SYNC
pins.
3.5.12
Vsync
>3.0V = OFF
<3.0V = ON
Figure 29
The IC will enter into slope compensation at PWM CS
pin when Vsync is less than 3.0V.
17
Combi PFC/ PWM Controller
ICE1CS02
Functional Description
External Synchronization
VREF=5V
10k
voltage at PWM SYNC
V
sync
t
syncmax
R
duty
Max Duty
cycle
control
resistor
External Synchronization and Max Duty
Selection
Max Duty Cycle Selection
> 3.0
< 3.0
-
> 2.6
< 2.6
Max Duty
47
47
60
Max Duty Cycle Selection Table
PWM Slope Compensation
Iramp
CoolMOS
PWM CS
PWMout
Rgate
Islope
Rsl_comp
V_Rcs
Rsl_comp
Rcs
PWM CS
variable to
change slope
for
PWMout
compensation
gnd
PWM slope compensation
25 July 2008
external clock
pwm_out
pfc_out