NCP1605ADR2G ON Semiconductor, NCP1605ADR2G Datasheet

Page 1

... Ct 7 OSC/SYNC 8 (Top View) ORDERING INFORMATION Device Package NCP1605DR2G SOIC−16 (Pb−Free) NCP1605ADR2G SOIC−16 (Pb−Free) †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. 1 MARKING DIAGRAMS 16 NCP1605G ...

Page 2

R bo1 R bo2 Cbo Ac line C in EMI Filter R ocp MAXIMUM RATINGS Pin 10 Power Supply Input 10 Maximum Transient Voltage (Note Input Voltage 13 and Pin ...

Page 3

TYPICAL ELECTRICAL CHARACTERISTICS (Conditions Pin2 Symbol Gate Drive Section T Output Voltage Rise Time @ C rise T Output Voltage Fall Time @ C fall R Source Resistance @ ...

Page 4

TYPICAL ELECTRICAL CHARACTERISTICS (Conditions Pin2 Symbol C Average Pin 7 Internal Capacitance (V INT Guaranteed by design V Maximum Pin 7 Voltage Allowing the Setting of the PWM Latch ...

Page 5

TYPICAL ELECTRICAL CHARACTERISTICS (Conditions Pin2 Symbol V OFF Minimum Operating Voltage after Turn− Difference (V ON − V UVLO CC V STUP V Threshold below which the ...

Page 6

PIN FUNCTION DESCRIPTION Pin Number Name 1 STBY An external signal (typically, a portion of the feedback signal of the downstream converter or a filtered portion of the SMPS drive pulses) should be applied to Pin 1. When the Pin ...

Page 7

T , JUNCTION TEMPERATURE (°C) J Figure 2. Reference Voltage vs. Temperature 2.60 2.56 2.52 2.48 2.44 2.40 −40 − ...

Page 8

T , JUNCTION TEMPERATURE (°C) J Figure 7. Undervoltage Protection Threshold vs. Temperature 15.4 15.1 14.8 14.5 14.2 13.9 −40 − JUNCTION TEMPERATURE ...

Page 9

T , JUNCTION TEMPERATURE (°C) J Figure 13. Difference (V OFF−V CC Temperature −40 − ...

Page 10

T , JUNCTION TEMPERATURE (°C) J Figure 19. Source Current Capability of the Error Amplifier vs. Temperature 300 260 220 180 140 100 60 −40 − ...

Page 11

T , JUNCTION TEMPERATURE (°C) J Figure 25. Ratio (V Low Detect Threshold) / OUT V vs. Temperature REF 110 105 100 ...

Page 12

T , JUNCTION TEMPERATURE (°C) J Figure 31. pfcOK Pin High Level Voltage vs. Temperature (250 mA Load −40 − ...

Page 13

T , JUNCTION TEMPERATURE (°C) J Figure 36. Brown−Out Upper Threshold vs. Temperature −2 −40 − JUNCTION ...

Page 14

T , JUNCTION TEMPERATURE (°C) J Figure 42. Pin 7 Source Current @ V = 2.5 V vs. Temperature PIN4 112 110 108 106 104 ...

Page 15

T , JUNCTION TEMPERATURE (°C) J Figure 48. Minimum On−Time vs. Temperature −40 Figure 50. Gate Drive ...

Page 16

V Low Detect out V outL 95.5% V ref + - pfcOK Error Amplifier FB - ± ref V/I I out V control OFF SKIP FLAG1 L STBY STBY - STBY ...

Page 17

Introduction The NCP1605( PFC driver designed to operate in fixed frequency, Discontinuous Conduction Mode (DCM). In the most stressful conditions, Critical Conduction Mode (CRM) can be achieved without power factor degradation and the circuit could be viewed as ...

Page 18

NCP1605(A) Operation Modes Like the NCP1601, the NCP1605(A): • Features a current sense block that prevents the PFC stage from operating in CCM: as long as the coil current is not null, the power switch is not allowed to turn ...

Page 19

Figure 53. PFC Boost Converter The NCP1605(A) operates in voltage mode. As portrayed by Figure 55, the MOSFET on time t controlled by the signal V generated by the regulation ton block and the Pin ...

Page 20

Figure 57. Input Voltage and On−time vs Time (example with F Regulation Block and Low Output Voltage Detection A transconductance error amplifier with access to the inverting input and ...

Page 21

This is because, at the beginning of operation, the Pin 3 capacitor must charge slowly and gradually for a soft−startup. Remark: As shown in block diagram, the circuitry for undershoots limitation is ...

Page 22

COIL )zcd + V in Icoil EMI C Filter in Current Mirror ocp sense The CS block performs the overcurrent protection and the zero current detection. The propagation delay (V lower than ...

Page 23

Place a resistor R between the drive pin and DRV Pin 6 to ease the circuit detection by creating some over−riding at the turn on instant. R should be selected in the range of 3 times R For instance, ...

Page 24

Latched off of the circuit (when the “STDWN” pin exceeds 2.5 V). Pin13 And “pfcOK/REF5V” is high when the PFC output voltage is properly and safely regulated. “pfcOK/REF5V” should be used to allow operation of the downstream ...

Page 25

V Pin1 V CONTROL V OUT SKIP V L OUT Drive Remark: • Skip cycle is not allowed during the PFC startup phase to avoid that it interferes with the soft−start. That is why, skip cycle is enabled only when ...

Page 26

Clock Clock Edge Set Signal Inductor Current Discontinuous Mode Critical Mode Figure 65. Oscillator Timing Diagram (When high, ”UVLO” indicates that the circuit is not properly fed and it sets the Fault latch ...

Page 27

Brown−Out Detection The brown−out pin receives a portion of the input voltage ( rectified sinusoid, a capacitor must IN IN integrate the ac line ripple so that a voltage proportional to the average value of ...

Page 28

More specifically, when the circuit is in OFF state: • The drive output is kept low • All the blocks are off except: 1. The UVLO circuitry that keeps monitoring the V voltage and controlling the startup current CC source ...

Page 29

Remarks: The V signal does not necessarily reach its CONTROL clamp level (3.7 V) depending of the load and of the system time constants. In particular, if the circuit starts operation in light load and if the bulk capacitor is ...

Page 30

OUT Brown−Out Pin Voltage Drive Output Circuit State OFF pfcOK When the high voltage, startup current source is on, the brown−out is active and its threshold is the upper one (V Fault ...

Page 31

Bulk V CC The above figure shows how the circuit recovers after a brown−out event. Internal BO ok Drive Figure 73. http://onsemi.com off Single Hiccup V CCon V CCoff ...

Page 32

... B M *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. Soft−Skip is a trademark of Semiconductor Components Industries, LLC (SCILLC). The products described herein, may be covered by the following U.S. patents: 5,502,370 6,271,735, 6,362,067, 6,970,365. ...