MC33912BACR2 Freescale Semiconductor, MC33912BACR2 Datasheet
MC33912BACR2
Specifications of MC33912BACR2
Available stocks
Related parts for MC33912BACR2
MC33912BACR2 Summary of contents
Page 1
... MCU Figure 1. 33912 Simplified Application Diagram * This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2009 - 2010. All rights reserved. SYSTEM BASIS CHIP WITH LIN on with limited current DD Device ...
Page 2
... LIN pin. 2. Immunity against ISO7637 pulse 3b 3. Reduce EMC emission level on LIN 2.5 4. Improve EMC immunity against RF - target new specification including 3x68pF 5. Comply with J2602 conformance test 2.0 Initial release MC33912BAC Changes Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 3
... MC33912G5 PRODUCT SPECIFICATIONS Analog Integrated Circuit Device Data Freescale Semiconductor MC33912G5 PRODUCT SPECIFICATIONS PAGES PAGES 33912 3 ...
Page 4
... CONTROL MODULE V SENSE MODULE CHIP TEMPERATURE SENSE MODULE ANALOG INPUT MODULE DIGITAL INPUT MODULE CURRENT SENSE MODULE WDCONF ADOUT1 VDD AGND HVDD LS1 LS2 PGND VS2 HS1 VS2 HS2 BAT VSENSE LIN ISENSEH ISENSEL Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 5
... IRQ 11 ADOUT1 Analog Output Pin 1 Analog Integrated Circuit Device Data Freescale Semiconductor PIN CONNECTIONS Figure 3. 33912 Pin Connections Functional Pin Description Formal Name This pin is the receiver output of the LIN interface which reports the state of the bus voltage to the MCU interface. ...
Page 6
... Battery voltage sense input. +5.0 V switchable supply output pin. Output +5.0 V main voltage regulator output pin. Output This pin is the device analog ground connection. section beginning on page 24. Definition ( addition, all Lx inputs (2) (3) (4) (5) Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 7
... Transient input voltage with external component (according to ISO7637-2) (See Figure 4, page 20) VDD output current Notes 6. Exceeding voltage limits on specified pins may cause a malfunction or permanent damage to the device. 7. Extended voltage range for programming purpose only. Analog Integrated Circuit Device Data Freescale Semiconductor MAXIMUM RATINGS Symbol V SUP(SS) V SUP(PK ...
Page 8
... A -40 to 125 - °C -40 to 150 J °C -55 to 150 °C/W θ °C/W 23 θJC Note 13 °C Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 9
... This parameter is guaranteed by process monitoring but not production tested. 20. The Flag is set during power up sequence. To clear the flag, a SPI read must be performed. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP ...
Page 10
... V 4.75 5.0 5.25 6 – – 25 – – – – 80 – – 50 °C 90 115 140 – 13 – °C 150 170 190 °C – 13 – °C % -2.0 – 2 – 160 300 mV – – – – 20 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 11
... PULSE WIDTH MODULATION INPUT PIN (PWMIN) Low-state Input Voltage High-state Input Voltage Pull-up current 0 V < V < 3 Analog Integrated Circuit Device Data Freescale Semiconductor STATIC ELECTRICAL CHARACTERISTICS ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A Symbol Min V 4 ...
Page 12
... V V +2.0 – V +5.0 SUP SUP V 2.0 – – 140 160 180 °C – 10 – °C = 150°C. J Analog Integrated Circuit Device Data Freescale Semiconductor . . ...
Page 13
... Watchdog timing period calculation formula: t 39. These limits have been defined after laboratory characterization on 3 lots and 30 samples. These tighten limits could not be guaranteed by production test. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A ...
Page 14
... DD V 0.0 – 0. 14.5 15 kΩ kΩ 100 – 200 100 – 200 -0.2 – 3 -15 – 15 -2.0 – 2.0 V 0.0 – 0 -0.8 – -0.3 – – µA V 5.0 - 6.0 - 400 - mV Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 15
... When over-temperature shutdown occurs, the LIN bus goes in recessive state and the flag LINOT in LINSR is set. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP ...
Page 16
... MHz 0.5 – – V/µs in kΩ) EXT Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 17
... Delay between turn on or off command (rising edge on CS) and OFF, excluding rise or fall time due to external load. 52. This parameter has not been monitoring during operating life test. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP ...
Page 18
... V SUP D3 ≤ ≤ SUP D4 ≤ ≤ SUP Figure 6, page 21. ≤ 85°C for the A = 25°C under nominal A Min Typ Max Unit 0.396 — — — — 0.581 0.417 — — — — 0.590 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 19
... In Stop Mode, the delay is measured between the bus wake-up threshold (V page 22. 62. This parameter is guaranteed by process monitoring but not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A ...
Page 20
... TRANSIENT PULSE 1.0 nF GENERATOR LIN ( NOTE AGND Transient Pulse 1.0 nF Generator L1, L2, L3, L4 (Note) 10 kΩ V SUP R0 LIN R0 AND C0 COMBINATIONS: • 1.0 KΩ and 1 • 660 Ω and 6.8 nF • 500 Ω and GND GND Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 21
... LIN 38.9% V SUP TH REC(MIN) 25. SUP DOM(MIN) t RXD Output of receiving Node 1 t REC_PDF(1) RXD Output of receiving Node 2 Figure 8. LIN Timing Measurements for Slow Slew Rate Analog Integrated Circuit Device Data Freescale Semiconductor t BIT t (MAX) BUS_REC BUS_DOM t (MIN) BUS_REC t REC_PDR(1) t REC_PDR(2) t BIT t (MAX) ...
Page 22
... LIN BUS SIGNAL t REC_PDR Figure 9. LIN Receiver Timing 5 DOMINANT LEVEL t WAKE_SLEEP t WL PROP Figure 10. LIN Wake-Up Sleep Mode Timing V DOMINANT LEVEL t WAKE_STOP t WL PROP Figure 11. LIN Wake-up Stop Mode Timing V SUP BUSWU 3.0 V BUSWU Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 23
... Figure 12. Power On Reset and Normal Request Timeout Timing WSCLKH LEAD SCLK t SISU MOSI UNDEFINED t VALID t SOEN MISO D0 Analog Integrated Circuit Device Data Freescale Semiconductor t NRTOUT t RST PSCLK t WSCLKL t SIH D0 DON’T CARE DON’T CARE Figure 13. SPI Timing Characteristics ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS t LAG D7 DON’ ...
Page 24
... Normal Request and Normal Mode. To enable PWM control, the MCU must perform a write operation to the High Side Control Register (HSCR) or the Low Side Control Register (LSCR). This pin has an internal 20 μA current pull-up. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 25
... The switches are controlled through the SPI and Analog Integrated Circuit Device Data Freescale Semiconductor can be configured to respond to a signal applied to the PWMIN input pin. Both low side switches are protected against overheating. ...
Page 26
... GND and over-temperature protected. During Stop mode, the voltage regulator does not operate with its full drive capabilities and the output current is limited. During Sleep mode, the regulator output is completely shut down. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 27
... NORMAL MODE In Normal mode, all 33912 functions are active and can be controlled by the SPI interface and the PWMIN pin. Analog Integrated Circuit Device Data Freescale Semiconductor OPERATIONAL MODES The VDD regulator is ON and delivers its full current capability external resistor is connected between the WDCONF pin and the Ground, the window watchdog function will be enabled ...
Page 28
... Expired V DD Low (>NR NRTOUT ) expired DD TOUT and VSUV = 0 and VSUV = 0 Sleep Command Wake-up (Reset) Wake-Up (Reset) Sleep V Low DD V Low DD Figure 14. Operating Modes and Transitions ) NRTOUT ) TOUT Normal Request Normal SLEEP Command Stop Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 29
... Request and Stop mode. Interrupts are not generated while the RST pin is low. The following is a list of the interrupt sources in Normal and Normal Request modes. Some of these can be masked by writing to the SPI - Interrupt Mask Register (IMR). Analog Integrated Circuit Device Data Freescale Semiconductor Normal Stop Mode Mode Full Full ...
Page 30
... LIN bus. A dominant pulse larger than t followed by a dominant to recessive transition will cause a LIN wake-up. This behavior protects the system from a short to ground bus condition. The bit RXONLY = 1 from LINCR Register disables the LIN wake-up from Stop mode. PROPWL Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 31
... SPI timeout window, the clear operation opens clear operation is performed outside the window, the 33912 will reset the MCU, in the same way as when the watchdog overflows. Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DEVICE OPERATIONS OPERATIONAL MODES WINDOW CLOSED WINDOW OPEN ...
Page 32
... LINSR (LINOT,1) All flags in HSSR IRQ low + ISR (70) are set (0010) HSSR (HS1OP,1) HSSR (HS2OP,3) - HSSR (HS1CL,0) HSSR (HS2CL,2) All flags in LSSR are IRQ low + ISR (70) set (0011) LSSR (LS1OP,1) LSSR (LS2OP,3) - LSSR (LS1CL,0) LSSR (LS2CL, WDSR (WDTO, 3) WDSR (WDERR, 2) Freescale Semiconductor ...
Page 33
... Over-temperature shutdown (with maskable interrupt) • High-voltage shutdown (software maskable) • Cyclic sense Analog Integrated Circuit Device Data Freescale Semiconductor The graph below illustrates the internal chip temp sense obtained per characterization at 3 temperatures with 3 different lots and 30 samples. Temperature Sense Analog Output Voltage ...
Page 34
... Over-temperature shutdown (with maskable interrupt) • Active clamp (for driving relays) • High-voltage shutdown (software maskable) The low side switches are controlled by the bit LS1:2 in the Low Side Control Register (LSCR PWMIN VS2 HSx Table 6, Overview. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 35
... Analog Integrated Circuit Device Data Freescale Semiconductor If both the bits LS1 and PWMLS1 are set in the Low Side Control Register (LSCR), then the LS1 driver is turned on if the PWMIN pin is high and turned off if the PWMIN pin is low. ...
Page 36
... The transmitter is automatically re-enabled once the condition is gone and TXD is high J2602_DEG RXD Short-circuit Detection (LIN Interrupt) The LIN transceiver has a short-circuit detection for the RXD output pin. If the device transmits and in case of a short- VS1 30 K LIN LGND Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 37
... A read of the LIN Status Register (LINSR) with the TXD pin at 5.0 V will clear the bit TXDOM. Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DEVICE OPERATIONS OPERATIONAL MODES LIN Receiver Operation Only While in Normal mode, the activation of the RXONLY bit disables the LIN TXD driver ...
Page 38
... The main reset conditions are: - Power-On Reset (POR): the level at which the logic is reset and BATFAIL flag sets Reset mode CS - Reset done by the RST pin (ext_reset Write Data Latch indicates the end of CS high forces MISO to the high-impedance Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 39
... WDSR - Watchdog Status Register $B WDSR - Watchdog Status Register $C AMUXCR - Analog Multiplexer Control Register $D CFR - Configuration Register IMR - Interrupt Mask Register $E ISR - Interrupt Source Register $F ISR - Interrupt Source Register Analog Integrated Circuit Device Data Freescale Semiconductor SPI REGISTER OVERVIEW VMS LINS HVSE 0 R ...
Page 40
... HVSE - High-voltage Shutdown Enable This write-only bit enables/disables automatic shutdown of the high side and the low side drivers during a high-voltage VSOV condition automatic shutdown enabled 0 = automatic shutdown disabled HS1CL HS1OP HSS HS2CL HS2OP LSS MOD2 MOD1 POR - - Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 41
... This read-only bit is set during power-up and indicates that the 33912 had a Power-On-Reset (POR). Any access to the MCR or VSR will clear the BATFAIL flag. Analog Integrated Circuit Device Data Freescale Semiconductor 1 = POR Reset has occurred 0 = POR Reset has not occurred Table 8 ...
Page 42
... This read-only bit signals that the LIN transceiver was shutdown due to over-temperature. The transmitter is automatically re-enabled after the over-temperature condition is gone and TXD is high. The LINOT bit is cleared after SPI read once the condition is gone LIN over-temperature shutdown 0 = None RXSHORT TXDOM LINOT 0 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 43
... HSx in current limitation (or thermal shutdown Normal Analog Integrated Circuit Device Data Freescale Semiconductor Low Side Control Register - LSCR This register controls the operation of the low side drivers. Writing the Low Side Control Register (LSCR) will also return the Low Side Status Register (LSSR) ...
Page 44
... Any access to this register or the Timing Control Register (TIMCR) will clear the WDTO bit Last reset caused by watchdog timeout 0 = None CYST1 CYST0 Interval cyclic sense 100 120 140 160 320 480 640 800 960 1120 WDTO WDERR WDOFF WDWO Analog Integrated Circuit Device Data Freescale Semiconductor (72) ...
Page 45
... These write-only bits selects which analog input is multiplexed to the ADOUT0 pin according to When disabled or when in Stop or Sleep mode, the output buffer is not powered and the ADOUT0 output is left floating to achieve lower current consumption. Analog Integrated Circuit Device Data Freescale Semiconductor Table 28. Analog Multiplexer Channel Select MX2 MX1 0 0 ...
Page 46
... Interrupt Source no interrupt - HS Interrupt (Over-temperature Interrupt (Over-temperature) LIN Wake-up LIN Interrupt (RXSHORT, TXDOM, LIN OT) Voltage Monitor Interrupt over-voltage interrupt. SUP ISR3 ISR2 ISR1 ISR0 Priority maskable no interrupt none - highest (High Voltage) - lowest Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 47
... SPI SCLK CS MCU ADOUT0 A/D RXD SCI TXD ADOUT1 A/D Analog Integrated Circuit Device Data Freescale Semiconductor TYPICAL APPLICATION Interrupt Voltage Regulator Control Module LVI, HVI, HTI, OCI AGND 5V Output Module Reset Control Module LVR, HVR, HTR, WD, Low Side Control Module ...
Page 48
... MC33912BAC PRODUCT SPECIFICATIONS Analog Integrated Circuit Device Data Freescale Semiconductor MC33912BAC PRODUCT SPECIFICATIONS PAGES PAGES 33912 48 ...
Page 49
... CONTROL SCLK CS ADOUT0 WAKE-UP MODULE RXD LIN PHYSICAL LAYER TXD LGND Figure 25. 33912 Simplified Internal Block Diagram Analog Integrated Circuit Device Data Freescale Semiconductor INTERNAL BLOCK DIAGRAM VS2 VS1 VOLTAGE REGULATOR 5V OUTPUT MODULE LOW SIDE CONTROL MODULE HIGH SIDE CONTROL MODULE ...
Page 50
... Bidirectional Reset I/O pin - driven low when any internal reset source is asserted. RST is active low. Interrupt output pin, indicating wake-up events from Stop mode or events from Normal and Normal request modes. IRQ is active low. Output Current sense analog output. 24 HS2 LS1 18 PGND 17 LS2 68. Definition Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 51
... External capacitor (1.0 µF < C < 10 µF; 0.1 Ω < ESR < 5.0 Ω) required. 76. External capacitor (2.0 µF < C < 100 µF; 0.1 Ω < ESR < 10.0 Ω) required. 77. Analog Integrated Circuit Device Data Freescale Semiconductor Functional Pin Description on page Formal Name This input pin is for configuration of the watchdog period and allows the Watchdog disabling of the watchdog ...
Page 52
... Machine Model (C = 100 pF, R ZAP ZAP = 4.0 pF). ZAP Analog Integrated Circuit Device Data Value Unit -0 +0 +0.3 V SUP -0 - ±100 - -150 to 100 Internally Limited A V ± 8000 ±2000 ± 150 ± 750 ± 500 = 200 pF, ZAP Freescale Semiconductor ...
Page 53
... Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics. Analog Integrated Circuit Device Data Freescale Semiconductor Symbol T 33912 ...
Page 54
... Unit 5.5 – – – – – – 4 µA – – µA – – – 10 – µA V 1.5 3.0 3.9 – 0.9 – V 5.55 6.0 6.6 – 1.0 – 19.25 20.5 – 1.0 – Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 55
... This parameter is guaranteed by process monitoring but not production tested. 97. Specification with external capacitor 1.0 µF < C < 10 µF and 100 m Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A Symbol ...
Page 56
... A = 25°C under nominal A Typ Max Unit 4.5 4 – 0.9 -250 -350 µA mA – 8.0 – 0 – – 1.0 V – µA – 10 – 0 – µA – 10 µ – 0.8 V – – 2.0 – 0 – µ Freescale Semiconductor ...
Page 57
... When over-temperature shutdown occurs, both low sides are turned off. All flags in LSSR are set. 107. Guaranteed by characterization but not production tested Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP ...
Page 58
... V -0.35 – 0.0 – 0.35 in kΩ) EXT Analog Integrated Circuit Device Data Freescale Semiconductor µA kΩ Ω ...
Page 59
... TXD INPUT PIN (LIN PHYSICAL LAYER) (TXD) Low-state Input Voltage High-state Input Voltage Pin Pull-up Current, 0V < V < 3.5V IN Analog Integrated Circuit Device Data Freescale Semiconductor STATIC ELECTRICAL CHARACTERISTICS ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A Symbol ...
Page 60
... V SUP – – 0.4 0.6 – – 0.475 0.5 0.525 – – 0.175 V V -1.0 – – SUP – 1.1 1.4 – 1 kΩ 150 165 180 °C – 10 – °C Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 61
... This parameter is guaranteed by process monitoring but not production tested. 114. Watchdog timing period calculation formula: t 115. Analog Outputs are supplied Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A Symbol f ...
Page 62
... N/A μs 4.0 — — (118), (119) 0.396 — — — — 0.581 (118), (120) μs 0.417 — — μs — — 0.590 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 63
... In Stop mode, the delay is measured between the bus wake-up threshold (V 126. This parameter is guaranteed by process monitoring but not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ -40°C ≤ T ≤ 125°C for the 33912 and -40°C ≤ T SUP A ...
Page 64
... TRANSIENT PULSE 1.0 nF GENERATOR LIN ( NOTE AGND Transient Pulse 1.0 nF Generator L1, L2, L3, L4 (Note) 10 kΩ V SUP R0 LIN R0 AND C0 COMBINATIONS: • 1.0 KΩ and 1 • 660 Ω and 6.8 nF • 500 Ω and GND GND Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 65
... MIN DOM LIN 61.6% V SUP 40.0% V SUP 25.1% V SUP t - MAX DOM RXD t RDOM Figure 31. LIN Timing Measurements for Slow Slew Rate Analog Integrated Circuit Device Data Freescale Semiconductor t BIT (MAX) t (MIN) BUS_REC t - MAX REC 74.4% V SUP 60.0% V SUP 42.2% V SUP t - MIN ...
Page 66
... Figure 32. LIN Receiver Timing 0.4 V SUP DOMINANT LEVEL PROP WAKE Figure 33. LIN Wake-up Sleep Mode Timing 0.4VSUP 0.4 V SUP Dominant Level Dominant level t PROPWL TpropWL Figure 34. LIN Wake-up Stop Mode Timing V SUP t WAKE Twake Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 67
... Figure 35. Power On Reset and Normal Request Timeout Timing WSCLKH LEAD SCLK t SISU MOSI UNDEFINED t VALID t SOEN MISO D0 Analog Integrated Circuit Device Data Freescale Semiconductor t NRTOUT t RST PSCLK t WSCLKL t SIH D0 DON’T CARE DON’T CARE Figure 36. SPI Timing Characteristics ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS t LAG D7 DON’ ...
Page 68
... Normal Request- and Normal mode. To enable PWM control, the MCU must perform a write operation to the High Side Control Register (HSCR) or the Low Side Control Register (LSCR). This pin has an internal 20 μA current pull-up. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 69
... Due to the energy clamp Analog Integrated Circuit Device Data Freescale Semiconductor voltage on this pin, it can raise above the battery level when switched off. The switches are controlled through the SPI and can be configured to respond to a signal applied to the PWMIN input pin ...
Page 70
... GND and over-temperature protected. During Stop mode, the voltage regulator does not operate with its full drive capabilities and the output current is limited. During Sleep mode, the regulator output is completely shut down. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 71
... LOW SIDE DRIVERS Two current and temperature protected Low Side drivers with PWM capability are provided to drive H-Bridge type relays for power motor applications Analog Integrated Circuit Device Data Freescale Semiconductor Integrated Supply Analog Circuitry Reset & IRQ Logic LS/HS - PWM Control ...
Page 72
... LIN bus, wake inputs) or the MCU side (CS, RST pins). Wake-up from Stop mode will transition the 33912 to Normal Request mode and generates an interrupt except if the wake-up event is a low to high transition on the CS pin or comes from the RST pin. SUP Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 73
... SLEEP Command - means SLEEP command send via SPI Wake-Up from Sleep Mode: L1, L2 state change, LIN bus wake-up, Periodic wake-up. Wake-Up - means state change or LIN bus wake rising edge Analog Integrated Circuit Device Data Freescale Semiconductor Normal Request Timeout Expired (t Normal Request timeout expired (NR V ...
Page 74
... Low Side Over-temperature Shutdown: Signals a shutdown in the low side outputs. RESET To reset a MCU the 33912 drives the RST pin low for the time the reset condition lasts. Sleep Mode Stop - - - - - (129) (130) Note - - Wake- Wake- VDD - ). V SOV Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 75
... The wake-up lines are dedicated to sense state changes of external switches and wake-up the MCU (in Sleep or Stop mode). Analog Integrated Circuit Device Data Freescale Semiconductor In order to select and activate direct wake-up from Lx inputs, the Wake-up Control Register (WUCR) must be configured with appropriate LxWE inputs enabled or disabled. The wake-up input’ ...
Page 76
... If both the bits HS1 and PWMHS1 are set in the High Side Control Register (HSCR), then the HS1 driver is turned on if the PWMIN pin is high and turned of if the PWMIN pin is low. This applies to HS2 configuring HS2 and PWMHS2 bits. CLEAR Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 77
... Both high side drivers are protected against over- temperature. In case of an over-temperature condition both high side drivers are shut down and the event is latched in the Analog Integrated Circuit Device Data Freescale Semiconductor PWMHSx High Side - Driver charge pump open load detection ...
Page 78
... A write to the Low Side Control Register (LSCR), when the high-voltage condition is gone, will re-enable the low side drivers. Sleep And Stop Mode The low side drivers are disabled in Sleep and Stop mode. Also see Table PWMIN active clamp LSx PGND 37. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 79
... LSR 1:0 in the LIN Control Register (LINCR). The initial slew rate is optimized for 20 kBit/s. Analog Integrated Circuit Device Data Freescale Semiconductor The LIN driver is a low side MOSFET with over-current and thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated external pull-up components are required for the application in a slave node ...
Page 80
... LIN bus line. A dominant level longer than T PROPWL edge will generate a system wake-up (Reset), and will be reported in the Interrupt Source Register (ISR). Also see Figure 33. Analog Integrated Circuit Device Data Freescale Semiconductor followed by a rising Figure 34. followed by a rising ...
Page 81
... The data transfer is only valid if exactly 8 sample clock edges are present during the active (low) phase of Analog Integrated Circuit Device Data Freescale Semiconductor LOGIC COMMANDS AND REGISTERS • MISO — Master-In Slave-Out • SCLK— Serial Clock A complete data transfer via the SPI consists of 1 byte ...
Page 82
... LINOT LINOC LINOT LINOC HS2 HS1 HS1OP HS1CL HS1OP HS1CL LS2 LS1 LS1OP LS1CL LS1OP LS1CL WD1 WD0 CYST1 CYST0 WDOFF WDWO WDOFF WDWO MX1 MX0 CSAZ CSGS LINM VMM ISR1 ISR0 ISR1 ISR0 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 83
... This read-only bit indicates that one or more bits in the HSSR are set High Side Status bit set 0 = None Analog Integrated Circuit Device Data Freescale Semiconductor Figure 46. High Side Status LSS - Low Side Switch Status This read-only bit indicates that one or more bits in the LSSR are set. ...
Page 84
... Interrupt Status Register (ISR) and then reading the WUSR Wake-up Wake-up disabled or selected as analog input L4WE L3WE L2WE L1WE POR, Reset mode or ext_reset Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 85
... Slow Slew Rate (up to 10kb/ Fast Slew Rate (up to 100kb/ Reserved Analog Integrated Circuit Device Data Freescale Semiconductor LIN Status Register - LINSR This register returns the status of the LIN physical interface block and is also returned when writing to the LINCR. Table 48. LIN Status Register - $4/$ ...
Page 86
... This read-only bit indicates that the respective low side switch is operating in current limitation mode LSx in current limitation (or thermal shutdown Normal PWMLS1 LS2 LS1 POR, Reset mode, ext_reset, LSx POR over-temp or (VSOV & HVSE LS2CL LS1OP LS1CL Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 87
... CYSX8 in the Configuration Register (CFR) (see Configuration Register - CFR). Analog Integrated Circuit Device Data Freescale Semiconductor This option is only active if one of the high side switches is enabled when entering in Stop or Sleep mode. Otherwise a timed wake-up is performed after the period shown in Table 55 ...
Page 88
... This write-only bit selects the gain of the current sense amplifier 14.5 (typ (typ.) MX0 Meaning 0 Disabled 1 Reserved 0 Die Temperature Sensor 1 VSENSE input 0 L1 input 1 L2 input 0 L3 input 1 L4 input CYSX8 CSAZ CSGS POR POR POR Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 89
... Voltage Monitor Interrupt (Low Voltage and VDD over-temperature Analog Integrated Circuit Device Data Freescale Semiconductor LINM - LIN Interrupts Mask This write-only bit enables/disables interrupts generated in the LIN block LIN Interrupts Enabled 0 = LIN Interrupts Disabled VMM - Voltage Monitor Interrupt Mask This write-only bit enables/disables interrupts generated in the Voltage Monitor block ...
Page 90
... Pin 28 = this pin is not internally connected and may be used for PCB routing optimization. V BAT HVDD Hall Sensor Supply LS1 HB Type Relay LS2 R1 Motor Output HS1 HS2 VSENSE Analog Input R5 L4 Analog Input LIN LIN C6 ISENSEH R6 ISENSEL Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 91
... Important For the most current revision of the package, visit Available Documentation column select Packaging Information. Analog Integrated Circuit Device Data Freescale Semiconductor PACKAGING PACKAGE DIMENSIONS www.Freescale.com and select Documentation, then under AC SUFFIX (PB-FREE) 32-PIN LQFP 98ASH70029A REVISION D PACKAGING PACKAGE DIMENSIONS 33912 ...
Page 92
... IMPORTANT FOR THE MOST CURRENT REVISION OF THE PACK- AGE, VISIT WWW.FREESCALE.COM AND SELECT DOCUMENTA- 33912 92 PACKAGE DIMENSIONS (Continued) AC SUFFIX (PB-FREE) 32-PIN LQFP 98ASH70029A REVISION D Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 93
... Combined Complete Data sheet for Part Numbers MC33912BAC and MC34912BAC to the back of this data 3/2010 8.0 sheet. • Changed ESD Voltage for Machine Model from ± 200 to ± 150 Analog Integrated Circuit Device Data Freescale Semiconductor REVISION HISTORY parameter BUS_NO_GND L4, Temperature Sense Analog Output Voltage per characterization ...
Page 94
... Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended ...