L6728HTR STMicroelectronics, L6728HTR Datasheet - Page 20

IC CTLR PWM SGL PHASE 10-DFN

L6728HTR

Manufacturer Part Number
L6728HTR
Description
IC CTLR PWM SGL PHASE 10-DFN
Manufacturer
STMicroelectronics
Datasheet

Specifications of L6728HTR

Pwm Type
Voltage Mode
Number Of Outputs
1
Frequency - Max
330kHz
Duty Cycle
80%
Voltage - Supply
4.5 V ~ 12 V
Buck
Yes
Boost
No
Flyback
No
Inverting
No
Doubler
No
Divider
No
Cuk
No
Isolated
No
Operating Temperature
-40°C ~ 125°C
Package / Case
10-DFN
Frequency-max
330kHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8978-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L6728HTR
Manufacturer:
ST
0
Application information
11.2
11.3
20/32
Output capacitor(s)
The output capacitors are basic components to define the ripple voltage across the output
and for the fast transient response of the power supply. They depend on the output voltage
ripple requirements, as well as any output voltage deviation requirement during a load
transient.
During steady-state conditions, the output voltage ripple is influenced by both the ESR and
capacitive value of the output capacitors as follow:
Where ΔI
takes in consideration the output capacitor charge and discharge as a consequence of the
inductor current ripple.
During a load variation, the output capacitors supplies the current to the load or absorb the
current stored into the inductor until the converter reacts. In fact, even if the controller
recognizes immediately the load transient and sets the duty cycle at 80% or 0%, the current
slope is limited by the inductor value. The output voltage has a drop that also in this case
depends on the ESR and capacitive charge/discharge as follow:
Where ΔV
(
MLCC capacitors have typically low ESR to minimize the ripple but also have low
capacitance that do not minimize the voltage deviation during dynamic load variations. On
the contrary, electrolytic capacitors have big capacitance to minimize voltage deviation
during load transients while they does not show the same ESR values of the MLCC resulting
then in higher ripple voltages. For these reasons, a mix between electrolytic and MLCC
capacitor is suggested to minimize ripple as well as reducing voltage deviation in dynamic
mode.
Input capacitors
The input capacitor bank is designed considering mainly the input rms current that depends
on the output deliverable current (I
The equation reaches its maximum value, I
input capacitor ESR and, in worst case, are:
ΔV
ΔV
ΔV
ΔV
I
P
rms
D
MAX
=
OUT_ESR
OUT_C
OUT_ESR
OUT_C
=
ESR
I
OUT
V
IN
L
=
=
L
(
is the inductor current ripple. In particular, the expression that defines ΔV
=
=
I
ΔI
ΔI
is the voltage applied to the inductor during the transient response
OUT
V
L
OUT
ΔI
ΔI
D
OUT
L
OUT
-------------------------------------- -
8 C
2 ⁄
(
1 D
ESR
)
------------------------------------- -
2 C
for the load appliance or V
2
OUT
ESR
L ΔI
1
)
OUT
F
OUT
SW
ΔV
Doc ID 15725 Rev 1
L
OUT
) and the duty-cycle (D) for the regulation as follow:
OUT
OUT
/2, with D = 0.5. The losses depends on the
for the load removal).
L6728H
OUT_C

Related parts for L6728HTR