ISL6566ACRZ-T Intersil, ISL6566ACRZ-T Datasheet
ISL6566ACRZ-T
Specifications of ISL6566ACRZ-T
Related parts for ISL6566ACRZ-T
ISL6566ACRZ-T Summary of contents
Page 1
... PACKAGE ISL6566ACR 6x6 QFN ISL6566ACRZ (Note 6x6 QFN (Pb-free) L40.6x6 ISL6566ACRZA (Note 6x6 QFN (Pb-free) L40.6x6 ISL6566AIR - 6x6 QFN ISL6566AIRZ (Note) - 6x6 QFN (Pb-free) L40.6x6 ISL6566AIRZA (Note) - 6x6 QFN (Pb-free) L40.6x6 NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets ...
Page 2
Block Diagram ICOMP OCSET ISEN AMP ISUM IREF RGND VSEN x1 x1 VDIFF UVP OVP OVP V OVP +150mV x 0.82 VID4 VID3 VID2 DYNAMIC VID VID1 D/A VID0 VID12.5 VRM10 REF E/A FB COMP OFS OFFSET 2 ISL6566A ISL6566A ...
Page 3
Typical Application - ISL6566A FB VDIFF VSEN RGND +5V VCC OFS FS REF ISL6566A VID4 VID3 VID2 VID1 VID0 VID12.5 VRM10 PGOOD +12V GND ENLL IREF OCSET ICOMP ISUM 3 ISL6566A ISL6566A +12V COMP PVCC1 BOOT1 UGATE1 PHASE1 ISEN1 LGATE1 ...
Page 4
Typical Application - ISL6566A with NTC Thermal Compensation FB VDIFF VSEN RGND +5V VCC OFS FS REF ISL6566A VID4 VID3 VID2 VID1 VID0 VID12.5 VRM10 PGOOD +12V GND ENLL IREF OCSET ICOMP 4 ISL6566A ISL6566A +12V COMP PVCC1 BOOT1 UGATE1 ...
Page 5
... VCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ±5% PVCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . +5V to 12V ±5% Ambient Temperature (ISL6566ACR, ISL6566ACRZ 0°C to 70°C Ambient Temperature (ISL6566AIR, ISL6566AIRZ) . .-40°C to 85°C CAUTION: Stress above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied ...
Page 6
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified. (Continued) PARAMETER DAC Input High Voltage (AMD) OFS Sink Current Accuracy (Negative Offset) OFS Source Current Accuracy (Positive Offset) ERROR AMPLIFIER DC Gain (Note 3) Gain-Bandwidth Product (Note 3) Slew Rate (Note ...
Page 7
Timing Diagram t PDHUGATE UGATE LGATE t FLGATE Simplified Power System Diagram Functional Pin Description VCC VCC is the bias supply for the ICs small-signal circuitry. Connect this pin to a +5V supply and locally decouple using a quality 1.0µF ...
Page 8
... These pins are used to control the lower MOSFETs. Connect these pins to the corresponding lower MOSFETs’ gates. PWM3 Pulse-width modulation output. Connect this pin to the PWM input pin of an Intersil driver IC if 3-phase operation is desired. EN_PH3 This pin has two functions. First, a resistor divider connected to this pin will provide a POR power up synch between the on-chip and external driver ...
Page 9
Increased ripple frequency and lower ripple amplitude mean that the designer can use less per-channel inductance and lower total output capacitance for any performance specification. Figure 1 illustrates the multiplicative effect on output ripple frequency. The three channel currents (IL1, ...
Page 10
... Channel-current balance is achieved by comparing the sampled current of each channel to the cycle average current, and making the proper adjustment to each channel pulse width based on the error. Intersil’s patented current- balance method is illustrated in Figure 3, with error correction for channel 1 represented. In the figure, the cycle ...
Page 11
------------------------- - SEN L R ISEN I n SAMPLE & ISEN(n) HOLD - R + CHANNEL N LOWER MOSFET ISL6565A INTERNAL CIRCUIT EXTERNAL CIRCUIT FIGURE 5. ISL6566A INTERNAL AND EXTERNAL CURRENT- SENSING ...
Page 12
TABLE 3. VRM9 VOLTAGE IDENTIFICATION CODES (Continued) VID4 VID3 VID2 VID1 ...
Page 13
... DAC) and offset errors in the OFS current source, remote-sense and error amplifiers. Intersil specifies the guaranteed tolerance of the ISL6566A to include the combined tolerances of each of these elements. ...
Page 14
Figure 7, the voltage drop across all of the inductors DCRs can be extracted. The output of the current sense amplifier can be shown to be proportional to the channel DROOP currents and ...
Page 15
VDIFF - V R OFS FB VREF + FB I OFS VCC R OFS OFS ISL6566A FIGURE 9. NEGATIVE OFFSET OUTPUT VOLTAGE PROGRAMMING Once the desired output offset voltage has been determined, use the following formulas to set R OFS ...
Page 16
PHASE and UGATE voltages during a PWM falling edge and the subsequent UGATE turn-off. If either the UGATE falls to less than 1.75V above the PHASE or the PHASE falls to less than +0.8V, the LGATE is released to ...
Page 17
Hysteresis between the rising and falling thresholds assure that once enabled, the ISL6566A will not inadvertently turn off unless the PVCC bias voltage drops substantially (see Electrical Specifications). 5. The VID code must not be 111111 or 111110 in VRM10 ...
Page 18
Fault Monitoring and Protection The ISL6566A actively monitors output voltage and current to detect fault conditions. Fault monitors trigger protective measures to prevent damage to a microprocessor load. One common power good indicator is provided for linking to external system ...
Page 19
... It is assumed that the reader is familiar with many of the basic skills and techniques referenced below. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of materials, and example board layouts for all common microprocessor applications. ...
Page 20
MOSFET across VIN. The power dissipated as a result UP Finally, the resistive part of the upper MOSFET is given in Equation 20 ...
Page 21
P DR estimated as DR_UP DR_LOW BOOT P Qg_Q1 P = --------------------- BOOT 3 HI1 LO1 P = -------------------------------------- + --------------------------------------- - ...
Page 22
PHASE3 To External Driver PHASE Pin R S PHASE2 R S PHASE1 R S ISUM R C COMP ICOMP - V DROOP (optional) + IREF ISL6566A FIGURE 18. DCR SENSING CONFIGURATION Due to errors in the inductance or DCR it ...
Page 23
The values of the compensation components depend on the relationships the L-C pole frequency and the ESR zero frequency. For each of the following three, there is a separate set of equations for the ...
Page 24
Equation 32 gives the upper limit on L for the cases when the trailing edge of the current transient causes a greater output-voltage deviation than the leading edge. Equation 33 addresses the leading edge. Normally, the trailing edge dictates the ...
Page 25
L, 0 0. 0.2 0.4 0.6 DUTY CYCLE (V IN FIGURE 24. NORMALIZED INPUT-CAPACITOR RMS CURRENT FOR SINGLE-PHASE CONVERTER Low capacitance, high-frequency ...
Page 26
Thermal Management For maximum thermal performance in high current, high switching frequency applications, connecting the thermal GND pad of the ISL6566 to the ground plane with multiple vias is recommended. This heat spreading allows the part to achieve its full ...
Page 27
VDIFF VSEN RGND +5V VCC (CF1) R OFS OFS FS REF REF ISL6566A VID4 VID3 VID2 VID1 VID0 VID12.5 VRM10 PGOOD +12V GND ENLL IREF OCSET ICOMP ISUM ...
Page 28
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...