ISL6568CRZ-TR5184 Intersil, ISL6568CRZ-TR5184 Datasheet
ISL6568CRZ-TR5184
Specifications of ISL6568CRZ-TR5184
ISL6568CRZ-TR5184TR
Available stocks
Related parts for ISL6568CRZ-TR5184
ISL6568CRZ-TR5184 Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2004-2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners. ISL6568 FN9187.4 ...
Page 2
... Ordering Information PART PART NUMBER* MARKING ISL6568CRR5184 ISL6568CR ISL6568CR-TR5184 ISL6568CR ISL6568CRZR5184 ISL6568CRZ ISL6568CRZ-TR5184 ISL6568CRZ ISL6568CRZAR5184 ISL6568CRZ ISL6568CRZA-TR5184 ISL6568CRZ ISL6568IR ISL6568IR ISL6568IR-T ISL6568IR ISL6568IRZ ISL6568IRZ ISL6568IRZ-T ISL6568IRZ ISL6568IRZA ISL6568IRZ ISL6568IRZA-T ISL6568IRZ NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 3
Block Diagram ICOMP OCSET ISEN AMP ISUM IREF RGND VSEN x1 x1 VDIFF UVP OVP OVP V OVP +150mV x 0.82 VID4 VID3 DYNAMIC VID2 VID D/A VID1 VID0 VID12.5 REF E/A FB COMP OFS OFFSET 3 ISL6568 ISL6568 PGOOD ...
Page 4
Typical Application - ISL6568 FB VDIFF VSEN RGND +5V VCC OFS FS REF ISL6568 VID4 VID3 VID2 VID1 VID0 VID12.5 PGOOD +12V GND ENLL IREF OCSET ICOMP 4 ISL6568 ISL6568 COMP +12V PVCC1 BOOT1 UGATE1 PHASE1 ISEN1 LGATE1 +12V PVCC2 ...
Page 5
Typical Application - ISL6568 with NTC Thermal Compensation FB VDIFF VSEN RGND +5V VCC OFS FS REF ISL6568 VID4 VID3 VID2 VID1 VID0 VID12.5 PGOOD +12V GND ENLL IREF OCSET ICOMP 5 ISL6568 ISL6568 COMP +12V PVCC1 BOOT1 UGATE1 PHASE1 ...
Page 6
... PVCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . +5V to 12V ±5% Ambient Temperature (ISL6568CRR5184, ISL6568CRZR5184 0°C to 70°C Ambient Temperature (ISL6568IR, ISL6568IRZ .-40°C to 85°C CAUTION: Stress above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied ...
Page 7
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified. (Continued) PARAMETER ERROR AMPLIFIER DC Gain (Note 3) Gain-Bandwidth Product (Note 3) Slew Rate (Note 3) Maximum Output Voltage Minimum Output Voltage OVERCURRENT PROTECTION OCSET trip current OCSET Accuracy ICOMP Offset PROTECTION ...
Page 8
Timing Diagram t PDHUGATE UGATE LGATE t FLGATE Simplified Power System Diagram +12V IN +5V IN 5-6 VID Functional Pin Description VCC VCC is the bias supply for the ICs small-signal circuitry. Connect this pin to a +5V supply and ...
Page 9
VRM9.0 codes, connect the VID12.5 pin to a +5V source through a 50kΩ resistor. To encode the DAC with AMD Hammer VID codes, connect this pin to a +5V source through a 5kΩ resistor. VSEN and RGND VSEN and RGND ...
Page 10
IL1 + IL2 + IL3, 7A/DIV IL3, 7A/DIV PWM3, 5V/DIV PWM2, 5V/DIV IL1, 7A/DIV PWM1, 5V/DIV 1µs/DIV FIGURE 1. PWM AND INDUCTOR-CURRENT WAVEFORMS FOR 3-PHASE CONVERTER Interleaving The switching of each channel in a multi-phase converter is timed to be ...
Page 11
... Channel-current balance is achieved by comparing the sampled current of each channel to the cycle average current, and making the proper adjustment to each channel pulse width based on the error. Intersil’s patented current- balance method is illustrated in Figure 3, with error correction for channel 1 represented. In the figure, the cycle ...
Page 12
BOOT2 and PHASE2 pins, as described in the PWM Operation section ------------------------- - SEN L R ISEN I n SAMPLE & ISEN(n) HOLD - R + ...
Page 13
TABLE 3. VRM9 VOLTAGE IDENTIFICATION CODES VID4 VID3 VID2 VID1 ...
Page 14
... DAC) and offset errors in the OFS current source, remote-sense and error amplifiers. Intersil specifies the guaranteed tolerance of the ISL6568 to include the combined tolerances of each of these elements. ...
Page 15
Load-Line (Droop) Regulation Some microprocessor manufacturers require a precisely- controlled output impedance. This dependence of output voltage on load current is often termed “droop” or “load line” regulation. As shown in Figure 6, a voltage, V DROOP total current in ...
Page 16
VDIFF + V R OFS FB VREF - FB I OFS OFS ISL6568 R OFS GND FIGURE 8. POSITIVE OFFSET OUTPUT VOLTAGE PROGRAMMING VDIFF - V R OFS FB VREF + FB I OFS VCC R OFS OFS ISL6568 FIGURE ...
Page 17
S voltage change is about 100µs, as calculated using the following equation. ∆ VID t = ---- - ----------------- - + 1.5 ...
Page 18
ISL6568 INTERNAL CIRCUIT POR CIRCUIT ENABLE COMPARATOR + - 0.66V SOFT-START AND FAULT LOGIC FIGURE 11. POWER SEQUENCING USING THRESHOLD- SENSITIVE ENABLE (ENLL) FUNCTION 2. The voltage on ENLL must be above 0.66V. The EN input allows for power sequencing ...
Page 19
R OCSET ICOMP V - OCSET IREF + ISEN - - V DROOP ISUM + OC + VDIFF - +1V VID + 150mV SOFT-START, FAULT AND CONTROL LOGIC V OVP - OV VSEN + + RGND UV ...
Page 20
... It is assumed that the reader is familiar with many of the basic skills and techniques referenced below. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of materials, and example board layouts for all common microprocessor applications. ...
Page 21
Q , and the upper MOSFET r rr conduction loss. When the upper MOSFET turns off, the lower MOSFET does not conduct any portion of the inductor current until the voltage at the phase node falls below ground. ...
Page 22
PVCC HI2 LGATE LO2 GI2 G2 FIGURE 16. TYPICAL LOWER-GATE DRIVE TURN-ON PATH The total gate drive power losses are dissipated among the resistive components along the transition path and in the bootstrap ...
Page 23
Choosing the components for this current sense network is a two step process. First, R and C COMP chosen so that the time constant of this R network matches the time constant of the inductor L/DCR. Then the resistor R ...
Page 24
C (OPTIONAL COMP VDIFF FIGURE 20. COMPENSATION CONFIGURATION FOR LOAD-LINE REGULATED ISL6568 CIRCUIT Since the system poles and zero are affected by the values of the components that are meant to compensate ...
Page 25
Most capacitor solutions rely on a mixture of high frequency capacitors with relatively low capacitance in combination with bulk capacitors having high capacitance but limited high-frequency performance. Minimizing the ESL of the high-frequency capacitors allows them to support the output ...
Page 26
RMS current calculated. The voltage rating of the capacitors should also be at least 1.25 times greater than the maximum input voltage. Figure 23 provides the same input RMS current ...
Page 27
Extra care should be given to the LGATE traces in particular since keeping their impedance and inductance low helps to significantly reduce the ...
Page 28
VDIFF VSEN RGND +5V VCC (CF1) R OFS OFS FS REF REF ISL6568 VID4 VID3 VID2 VID1 VID0 VID12.5 PGOOD +12V GND ENLL IREF OCSET ICOMP R COMP ...
Page 29
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...