ISL6237IRZ Intersil, ISL6237IRZ Datasheet
ISL6237IRZ
Specifications of ISL6237IRZ
Available stocks
Related parts for ISL6237IRZ
ISL6237IRZ Summary of contents
Page 1
... ISL6237IRZ ISL6237 IRZ -40 to +100 32 Ld 5x5 QFN L32.5x5B ISL6237IRZ-T* ISL6237 IRZ -40 to +100 32 Ld 5x5 QFN *Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials ...
Page 2
Pinout EN_LDO LDOREFIN 2 ISL6237 ISL6237 (32 LD 5x5 QFN) TOP VIEW REF 1 TON 2 VCC VIN 6 LDO ...
Page 3
... Ld QFN (Notes Operating Temperature Range . . . . . . . . . . . . . . . .-40°C to +100°C Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V 5V -40°C to +100°C, unless otherwise noted. Typical values are at T ...
Page 4
Electrical Specifications No load on LDO, OUT1, OUT2, and REF EN_LDO PARAMETER Current-Limit Threshold (Positive, Adjustable) Zero-Current Threshold Current-Limit Threshold (Negative, Default) Soft-Start Ramp Time Operating Frequency On-Time Pulse Width Minimum Off-Time Maximum Duty Cycle Ultrasonic SKIP Operating ...
Page 5
Electrical Specifications No load on LDO, OUT1, OUT2, and REF EN_LDO PARAMETER LDO Short-Circuit Current Undervoltage-Lockout Fault Threshold LDO 5V Bootstrap Switch Threshold to BYP Rising edge at BYP regulation point LDO 3.3V Bootstrap Switch Threshold to BYP ...
Page 6
Electrical Specifications No load on LDO, OUT1, OUT2, and REF EN_LDO PARAMETER SKIP Input Voltage TON Input Voltage EN1, EN2 Input Voltage EN_LDO Input Voltage Input Leakage Current INTERNAL BOOT DIODE V Forward Voltage D I Leakage Current ...
Page 7
Pin Descriptions PIN NAME REF 2V Reference Output. Bypass to GND with a 0.1µF (min) capacitor. REF can source up to 50µA for external loads. 1 Loading REF degrades FB and output accuracy according to the REF load-regulation error. TON ...
Page 8
Pin Descriptions (Continued) PIN NAME LGATE2 SMPS2 Synchronous-Rectifier Gate-Drive Output. LGATE2 swings between GND and PVCC. 23 BOOT2 Boost Flying Capacitor Connection for SMPS2. Connect to an external capacitor according to the “Typical Application 24 Circuits” starting on page 21 ...
Page 9
Typical Performance Curves 7 V SKIP MODE PWM MODE ULTRA SKIP MODE SKIP MODE PWM MODE IN 100 90 80 ...
Page 10
Typical Performance Curves 7 V SKIP MODE PWM MODE ULTRA SKIP MODE SKIP MODE PWM MODE IN 2.5 2.0 1.5 ...
Page 11
Typical Performance Curves 1.518 1.516 NO LOAD PWM 1.514 1.512 1.510 MAX LOAD PWM 1.508 1.506 1.504 INPUT VOLTAGE (V) FIGURE 15 1.5V OUTPUT VOLTAGE REGULATION OUT1 vs V (PWM MODE) ...
Page 12
Typical Performance Curves 300 250 200 PWM 150 100 ULTRA-SKIP 50 0 0.001 0.010 0.100 OUTPUT LOAD (A) FIGURE 21 1.05V FREQUENCY vs LOAD OUT2 250 PWM 200 150 100 ULTRA-SKIP 50 SKIP 0 0.001 0.010 0.100 OUTPUT ...
Page 13
Typical Performance Curves 450 400 350 PWM 300 250 200 150 ULTRA-SKIP 100 50 0 0.010 0.100 0.001 OUTPUT LOAD (A) FIGURE 27 FREQUENCY vs LOAD OUT1 5.04 5.02 BYP = 0V 5.00 4.98 4.96 4.94 4.92 ...
Page 14
Typical Performance Curves 177.5 177.0 176.5 176.0 175.5 175.0 174.5 174.0 173.5 173 INPUT VOLTAGE (V) FIGURE 33. STANDBY INPUT CURRENT vs V (EN = EN2 = 0, EN_LDO = VCC) FIGURE 35. START-UP ...
Page 15
Typical Performance Curves EN2 5V/DIV V 2V/DIV OUT2 IL2 2A/DIV FIGURE 38. START- 3.3V (NO LOAD, SKIP MODE) OUT2 EN2 5V/DIV V 2V/DIV OUT2 IL2 5A/DIV POK2 2V/DIV FIGURE 40. START- 3.3V (FULL LOAD, OUT1 PWM ...
Page 16
Typical Performance Curves LGATE1 5V/DIV V RIPPLE 50mV/DIV OUT1 IL1 5A/DIV V RIPPLE 50mV/DIV OUT2 FIGURE 44. LOAD TRANSIENT V LGATE1 5V/DIV V RIPPLE 20mV/DIV OUT1 IL2 5A/DIV V RIPPLE 50mV/DIV OUT2 FIGURE 46. LOAD TRANSIENT V OUT1 V RIPPLE ...
Page 17
Typical Performance Curves EN1 5V/DIV V 0.5V/DIV OUT1 IL1 2A/DIV POK1 2V/DIV FIGURE 50. START- 1.5V (NO LOAD, PWM MODE)S OUT1 EN2 5V/DIV V 0.5V/DIV OUT2 IL2 2A/DIV POK2 2V/DIV FIGURE 52. START- 1.05V (NO LOAD, ...
Page 18
Typical Performance Curves V 2V/DIV OUT1 EN1 500mV/DIV V 500mV/DIV OUT2 POK1 5V/DIV POK2 5V/DIV FIGURE 56. DELAYED START-UP (V OUT1 V = 1.05V, EN2 = REF) OUT2 LGATE1 5V/DIV V RIPPLE 50mV/DIV OUT1 IL1 5A/DIV V RIPPLE 20mV/DIV OUT2 ...
Page 19
Typical Application Circuits The typical application circuits (Figures 62, 63 and 64) generate the typical 5V/7A, 3.3V/11A, 1.25V/5A, static voltage/10A, 1.5V/5A, and 1.05V/5A supplies found in a notebook computer. The input supply range is 5.5V to 25V. Detailed Description The ...
Page 20
TABLE 2. APPROXIMATE K-FACTOR ERRORS SWITCHING FREQUENCY K-FACTOR SMPS (kHz) (µ GND, REF, 400 ON or OPEN), VOUT1 (t = GND), 500 ON VOUT2 (t = VCC), 200 ON VOUT1 (t = VCC, REF, 300 ON or ...
Page 21
VIN: 5.5V TO 25V C 8 1µ 10µF Q3a SI4816BDY OUT1 – PCI L1: 3.3µH 1.25V/5A 0.1µF Q3b 330µF 9mΩ 6.3V R1 VCC 7.87kΩ 5V FB1 TIED TO GND = 5V FB1 TIED ...
Page 22
VIN: 5.5V TO 25V C 10 SI4816BDY 10µF Q3a OUT1 L1: 3.3µH 1.5V/5A Q3b 330µF 9mΩ 6.3V VCC FB1 TIED TO GND = 5V FB1 TIED TO VCC = 1.5V VCC FIGURE 63. ISL6237 TYPICAL SYSTEM REGULATOR ...
Page 23
VIN: 5.5V TO 25V C10 10µF Q3 IRF7807V C9 C9 OUT1 L1: 4.7µH 0.1µF 5V/7A Q4 C11 IRF7811AV 330µF 9mΩ 6.3V VCC FB1 TIED TO GND = 5V FB1 TIED TO VCC = 1.5V R3 200kΩ OFF OFF ...
Page 24
BOOT1 UGATE1 PHASE1 PVCC SMPS1 LGATE1 SYNCHRONOUS PWM BUCK GND CONTROLLER ILIM1 EN1 FB1 POK1 OUT1 OUT1 BYP SW THRESHOLD LDO LDO LDOREFIN VIN EN_LDO POWER-ON SEQUENCE EN1 CLEAR FAULT LATCH EN2 FIGURE 65. DETAILED FUNCTIONAL DIAGRAM ISL6237 24 ISL6237 ...
Page 25
TON VIN + + + OUT_ REFIN2 (SMPS2 VREF + ILIM_ + COMP SLOPE COMP + + + 5µA VCC + + PHASE_ OUT_ FB DECODER 0.9V REF FB_ 1.1V REF 0.7V REF FIGURE 66. ...
Page 26
Automatic Pulse-Skipping Switchover (Idle Mode) In Idle Mode (SKIP = GND), an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero ...
Page 27
After FB drops below the regulation point, the controller turns off the low-side MOSFET (LGATE pulled low) and triggers a constant on-time (UGATE driven high). When the on-time has expired, the controller re-enables the low-side MOSFET until the controller ...
Page 28
MOSFET Gate Drivers (UGATE_, LGATE_) The UGATE_ and LGATE_ gate drivers sink 2.0A and 3.3A respectively of gate drive, ensuring robust gate drive for high-current applications. The UGATE_ floating high-side MOSFET drivers are powered by diode-capacitor charge pumps at BOOT_. ...
Page 29
UGATE is turned on for a minimum on-time, followed by another LGATE pulse until negative current limit. This effectively regulates the discharge current at the negative current limit in an effort to prevent excessively large ...
Page 30
VEN_LDO VEN1 (V) LOW LOW “>2.5” → HIGH LOW “>2.5” → HIGH HIGH “>2.5” → HIGH HIGH “>2.5” → HIGH LOW “>2.5” → HIGH HIGH “>2.5” → HIGH REF Adjustable-Output Feedback (Dual-Mode FB) Connect FB1 to GND to enable the ...
Page 31
UGATE2 UGATE_ UGATE2 UGATE_ ISL88732 ISL88732 ISL6237 ISL88733 ISL6237 ISL88733 ISL88734 ISL88734 LGATE2 LGATE_ LGATE_ LGATE2 Q 2 VOUT_ VOUT_ OUT2 OUT2 REFIN2 REFIN2 FB_ FB_ FIGURE 73. SETTING V WITH ...
Page 32
When using low-capacity filter capacitors such as polymer types, capacitor size is usually determined by the capacity required to prevent VSAG and VSOAR from tripping the undervoltage and overvoltage fault latches during load transients in ultrasonic mode. For low input-to-output ...
Page 33
To protect against this possibility, "overdesign" the circuit to tolerate ⁄ ⋅ LIR = + ( ) LOAD LIMIT HIGH LOAD MAX where ...
Page 34
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 35
Package Outline Drawing L32.5x5B 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 11/07 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 4. 80 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 35 ISL6237 A ...