IC CORE REG 2PHASE 48-QFN

ISL6262CRZ

Manufacturer Part NumberISL6262CRZ
DescriptionIC CORE REG 2PHASE 48-QFN
ManufacturerIntersil
ISL6262CRZ datasheet
 

Specifications of ISL6262CRZ

ApplicationsConverter, Intel IMVP-6Voltage - Input5 ~ 25 V
Number Of Outputs1Voltage - Output0.3 ~ 1.5 V
Operating Temperature-10°C ~ 100°CMounting TypeSurface Mount
Package / Case48-VQFNLead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
Page 1/27

Download datasheet (557Kb)Embed
Next
®
Data Sheet
Two-Phase Core Regulator for IMVP-6
Mobile CPUs
The ISL6262 is a two-phase buck converter regulator
implementing Intel® IMVP-6 protocol, with embedded gate
drivers. The two-phase buck converter uses two interleaved
channels to effectively double the output voltage ripple
frequency and thereby reduce output voltage ripple
amplitude with fewer components, lower component cost,
reduced power dissipation, and smaller real estate area.
3
The heart of the ISL6262 is R
Technology™, Intersil’s
Robust Ripple Regulator modulator. Compared with the
traditional multiphase buck regulator, the R
has the fastest transient response. This is due to the R
modulator commanding variable switching frequency during
a load transient.
Intel Mobile Voltage Positioning (IMVP) is a smart voltage
regulation technology, which effectively reduces power
dissipation in Intel Pentium processors. To boost battery life,
the ISL6262 supports DPRSLRVR (deeper sleep),
DPRSTP# and PSI# functions and maximizes the efficiency
via automatically enabling different phase operation modes.
At heavy load operation of the active mode, the regulator
commands the two phase continuous conduction mode
(CCM) operation. While the PSI# is asserted at the medium
load in the active mode, the ISL6262 smoothly disables one
phase and operates in a one-phase CCM. When the CPU
enters deeper sleep mode, the ISL6262 enables diode
emulation to maximize the efficiency at the light load.
A 7-bit digital-to-analog converter (DAC) allows dynamic
adjustment of the core output voltage from 0.300V to 1.500V.
A 0.5% system accuracy of the core output voltage over
temperature is achieved by the ISL6262.
A unity-gain differential amplifier is provided for remote CPU
die sensing. This allows the voltage on the CPU die to be
accurately measured and regulated per Intel IMVP-6
specifications. Current sensing can be realized using either
lossless inductor DCR sensing or precision resistor sensing.
A single NTC thermistor network thermally compensates the
gain and the time constant of the DCR variations.
1
May 15, 2006
Features
• Precision Two-phase CORE Voltage Regulator
- 0.5% System Accuracy Over Temperature
- Enhanced load line accuracy
• Internal Gate Driver with 2A Driving Capability
• Dynamic Phase Adding/Dropping
• Microprocessor Voltage Identification Input
- 7-Bit VID Input
- 0.300V to 1.500V in 12.5mV Steps
- Support VID Change on-the-fly
3
Technology™
• Multiple Current Sensing Schemes Supported
3
- Lossless Inductor DCR Current Sensing
- Precision Resistive Current Sensing
• Thermal Monitor
• User Programmable Switching Frequency
• Differential Remote CPU Die Voltage Sensing
• Static and Dynamic Current Sharing
• Overvoltage, Undervoltage, and Overcurrent Protection
• Pb-Free Plus Anneal Available (RoHS Compliant)
Ordering Information
PART
NUMBER
ISL6262CRZ
(Note)
ISL6262CRZ-T
(Note)
ISL6262IRZ
(Note)
ISL6262IRZ-T
(Note)
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
|
1-888-INTERSIL or 1-888-468-3774
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005-2006. All Rights Reserved. R
All other trademarks mentioned are the property of their respective owners.
ISL6262
FN9199.2
PART
TEMP.
MARKING
(°C)
PACKAGE
DWG. #
ISL6262CRZ -10 to 100 48 Ld 7x7 QFN
L48.7x7
(Pb-free)
ISL6262CRZ -10 to 100 48 Ld 7x7 QFN
L48.7x7
(Pb-free)
ISL6262IRZ
-40 to 100 48 Ld 7x7 QFN
L48.7x7
(Pb-free)
ISL6262IRZ
-40 to 100 48 Ld 7x7 QFN
L48.7x7
(Pb-free)
3
Technology™ is a trademark of Intersil Americas Inc.
PKG.

ISL6262CRZ Summary of contents

  • Page 1

    ... All other trademarks mentioned are the property of their respective owners. ISL6262 FN9199.2 PART TEMP. MARKING (°C) PACKAGE DWG. # ISL6262CRZ -10 to 100 48 Ld 7x7 QFN L48.7x7 (Pb-free) ISL6262CRZ -10 to 100 48 Ld 7x7 QFN L48.7x7 (Pb-free) ISL6262IRZ -40 to 100 48 Ld 7x7 QFN L48.7x7 (Pb-free) ISL6262IRZ -40 to 100 48 Ld 7x7 QFN L48.7x7 (Pb-free) 3 Technology™ ...

  • Page 2

    Pinout 1 PGOOD 2 PSI# 3 PGD_IN 4 RBIAS VR_TT NTC 7 SOFT 8 OCSET VW 9 COMP FB2 12 2 ISL6262 ISL6262 (7x7 QFN) TOP VIEW ...

  • Page 3

    ... DD PARAMETER INPUT POWER SUPPLY +5V Supply Current +3.3V Supply Current Battery Supply Current at VIN pin POR (Power-On Reset) Threshold SYSTEM AND REFERENCES System Accuracy ISL6262CRZ ISL6262IRZ RBIAS Voltage Boot Voltage Maximum Output Voltage V V VID Off State CHANNEL FREQUENCY Nominal Channel Frequency ...

  • Page 4

    ... LGATE Sink Current I SNK(LGATE) UGATE to PHASE Resistance GATE DRIVER SWITCHING TIMING (refer to timing diagram) UGATE Turn-On Propagation Delay ISL6262CRZ ISL6262IRZ LGATE Turn-On Propagation Delay ISL6262CRZ ISL6262IRZ BOOTSTRAP DIODE Forward Voltage Leakage POWER GOOD and PROTECTION MONITOR PGOOD Low Voltage PGOOD Leakage Current 4 ISL6262 = -40° ...

  • Page 5

    ... Electrical Specifications PARAMETER PGOOD Delay ISL6262CRZ ISL6262IRZ Overvoltage Threshold Severe Overvoltage Threshold OCSET Reference Current OC Threshold Offset Current Imbalance Threshold Undervoltage Threshold (VDIFF-SOFT) LOGIC INPUTS VR_ON, DPRSLPVR and PGD_IN Input Low VR_ON, DPRSLPVR and PGD_IN Input High Leakage Current of VR_ON and ...

  • Page 6

    ISL6262 Gate Driver Timing Diagram PWM t PDHU UGATE 1V LGATE t FL Functional Pin Description PGOOD 1 PSI PGD_IN 4 RBIAS VR_TT NTC 7 SOFT 8 OCSET VW 9 COMP FB2 12 ...

  • Page 7

    SOFT - A capacitor from this pin to GND pin sets the maximum slew rate of the output voltage. The SOFT pin is the non-inverting input of the error amplifier. OCSET - Overcurrent set input. A resistor from this pin ...

  • Page 8

    Functional Block Diagram 6µA 54µA PVCC PVCC VDD 1.18V VIN VIN ISEN2 CURRENT BALANCE ISEN1 3V3 PGOOD PGOOD MONITOR CLK_EN# AND LOGIC PGD_IN P FLT GOOD FAULT AND PGOOD LOGIC RBIAS DAC FIGURE 1. SIMPLIFIED FUNCTION BLOCK DIAGRAM OF ISL6262 ...

  • Page 9

    Typical Performance Curves 100 12. 19. (A) OUT FIGURE 2. ACTIVE MODE EFFICIENCY, ...

  • Page 10

    Typical Performance Curves V SOFT VR_ON FIGURE 8. SOFT-START WAVEFORM SHOWING SLEW RATE OF 2.5mV/µs AT VID = 1V 1.4375V OUT V @ 1.2V OUT PGD_IN IMVP-6_PWRGD CLK_EN# FIGURE 10. SOFT-START WAVEFORM SHOWING CLK_EN# AND IMVP-6 PGOOD ...

  • Page 11

    Typical Performance Curves V OUT FIGURE 14. LOAD STEP-UP RESPONSE VIA CPU SOCKET MPGA479, 35A LOAD STEP @ 200A/µs, 2 PHASE CCM V OUT FIGURE 16. LOAD DUMP RESPONSE VIA CPU SOCKET MPGA479, 35A LOAD STEP @ 200A/µs, 2 PHASE ...

  • Page 12

    Typical Performance Curves DPRSLPVR V OUT PHASE1 PHASE2 FIGURE 20. C4 ENTER WITH VID CHANGE 0011X00 FROM 1.2V TO 1.15V 2A, TRANSITION OF LOAD 2-CCM TO 1-DCM, PSI# TOGGLE FROM WITH DPRSLPVR FROM 0 TO ...

  • Page 13

    Simplified Application Circuit for DCR Current Sensing V +3 VR_TT VID<0:6> DPRSTP# DPRSLPVR PSI# MCHOK CLK_ENABLE# VR_ON IMVP-6_PWRGD REMOTE SENSE ...

  • Page 14

    Simplified Application Circuit for Resistive Current Sensing V +3 VR_TT VID<0:6> DPRSTP# DPRSLPVR PSI# MCHOK CLK_ENABLE# VR_ON IMVP-6_PWRGD REMOTE SENSE ...

  • Page 15

    ... DCM-mode operation. 3 The heart of the ISL6262 is R Technology™, Intersil’s Robust Ripple Regulator modulator. The R combines the best features of fixed frequency PWM and hysteretic PWM while eliminating many of their shortcomings. The ISL6262 modulator internally synthesizes ...

  • Page 16

    Figure 26. In both cases signals representing the inductor currents are summed at VSUM, which is the non-inverting input to the DROOP amplifier shown in the block diagram of ...

  • Page 17

    ... Deeper Sleep to Active mode, holding DPRSLPVR LOW will result in maximum dV/dt. Therefore, the ISL6262 is IMVP-6 compliant for DPRSTP# and DPRSLPVR logic. Intersil result, high-speed input voltage steps do not result in significant output voltage perturbations. In response to load current step increases, the ISL6262 will transiently raise the switching frequency so that response time is decreased and current is shared by two channels ...

  • Page 18

    Overcurrent protection is tied to the voltage droop which is determined by the resistors selected as described in the “Component Selection and Application” section. After the load-line is set, the OCSET resistor can be selected to detect overcurrent at any ...

  • Page 19

    SLEWRATE, as given in the IMVP-6 specification will determine the choice of the SOFT capacitor, C following equation ----------------------------------- - C = SOFT SLEWRATE Using a SLEWRATE of 10mV/µs, and the typical I given in the Electrical Specification ...

  • Page 20

    ISEN1 ISEN2 ISEN2 ISEN1 10µA OCSET - OC + VSUM + DROOP DFB INTERNAL TO - ISL6262 DROOP + VSEN RTN VDIFF 82nF 10 0.018µF R 0.018µF VCC_SENSE R OPN2 FIGURE 31. SIMPLIFIED ...

  • Page 21

    When temperature increases, the NTC resistor value on NTC pin decreases. Thus, the voltage on NTC pin decreases to a level lower than 1.18V. The comparator output changes polarity and turns SW1 off and connects SW2 to 1.20V. This pulls ...

  • Page 22

    Equation 9 or Equation 10 can accurately represent the NTC resistor value at the designed temperature range. Therefore, the NTC branch is designed to have a 470k NTC and 4.02k resistor in series. The part number of the NTC ...

  • Page 23

    ... Do not let the mismatch get larger than 600Ω. To reduce the mismatch, multiply both Rdrp1 and Rdrp2 by the appropriate factor. The appropriate factor in the example is (EQ. 22) 1392/853 = 1.632. In summary, the predicted load line with the designed droop network parameters based on the Intersil design tool is shown in Figure 35. 84mV ( ) Rdrp1 --------------- - Rdrp1 Rdrp2 ...

  • Page 24

    INDUCTOR TEMPERATURE (°C) FIGURE 35. LOAD LINE PERFORMANCE WITH NTC THERMAL COMPENSATION Dynamic Mode of Operation - Dynamic Droop Using DCR Sensing Droop is very important for load transient performance. If ...

  • Page 25

    In the above example, the two errors add to 4A. For the two phase DC/DC, the currents would be 22A in one phase and 18A in the other phase. In the above analysis, the current balance can be calculated with ...

  • Page 26

    OCSET - DROOP INTERNAL TO - ISL6262 DROOP + VDIFF RTN VSEN FIGURE 36. EQUIVALENT MODEL FOR DROOP AND DIE SENSING USING DISCRETE RESISTOR SENSING 26 ISL6262 Voc - ...

  • Page 27

    ... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...