ISL6262CRZ Intersil, ISL6262CRZ Datasheet - Page 15

• Manufacturer Part Number: ISL6262CRZ
• Description: IC CORE REG 2PHASE 48-QFN
• Manufacturer: Intersil

Specifications of ISL6262CRZ

• Applications: Converter, Intel IMVP-6
• Voltage - Input: 5 ~ 25 V
• Number Of Outputs: 1
• Voltage - Output: 0.3 ~ 1.5 V
• Operating Temperature: -10°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 48-VQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Theory of Operation
The ISL6262 is a two-phase regulator implementing Intel®
IMVP-6 protocol and includes embedded gate drivers for
reduced system cost and board area. The regulator provides
optimum steady-state and transient performance for
microprocessor core applications up to 50A. System
efficiency is enhanced by idling one phase at low-current
and implementing automatic DCM-mode operation.
The heart of the ISL6262 is R
Robust Ripple Regulator modulator. The R
combines the best features of fixed frequency PWM and
hysteretic PWM while eliminating many of their
shortcomings. The ISL6262 modulator internally synthesizes
an analog of the inductor ripple current and uses hysteretic
comparators on those signals to establish PWM pulse
widths. Operating on these large-amplitude, noise-free
synthesized signals allows the ISL6262 to achieve lower
output ripple and lower phase jitter than either conventional
hysteretic or fixed frequency PWM controllers. Unlike
conventional hysteretic converters, the ISL6262 has an error
amplifier that allows the controller to maintain a 0.5% voltage
regulation accuracy throughout the VID range from 0.75V to
1.5V.
The hysteresis window voltage is relative to the error
amplifier output such that load current transients results in
increased switching frequency, which gives the R
a faster response than conventional fixed frequency PWM
controllers. Transient load current is inherently shared
between active phases due to the use of a common
hysteretic window voltage. Individual average phase
voltages are monitored and controlled to equally share the
static current among the active phases.
Start-Up Timing
With the controller's +5V VDD voltage above the POR
threshold, the start-up sequence begins when VR_ON
exceeds the 3.3V logic HIGH threshold. Approximately
100µs later, SOFT and VOUT begin ramping to the boot
voltage of 1.2V. At start-up, the regulator always operates in
a 2-phase CCM mode, regardless of control signal assertion
levels. During this internal, the SOFT cap is charged by
41µA current source. If the SOFT capacitor is selected to be
20nF, the SOFT ramp will be at 2mV/s for a soft-start time of
600µs. Once VOUT is within 10% of the boot voltage
and PGD_IN is HIGH for six PWM cycles (20µs for
frequency = 300kHz), then CLK_EN# is pulled LOW and the
SOFT cap is charged/discharged by approximate 200µA.
Therefore, VOUT slews at +10mV/s to the voltage set by the
VID pins. Approximately 7ms later, PGOOD is asserted
HIGH. Typical start-up timing is shown in Figure 28.
15
3
Technology™, Intersil’s
3
modulator
3
regulator
ISL6262
PGD_IN Latch
It should be noted that PGD_IN going low will cause the
converter to latch off. This state will be cleared when VR_ON
is toggled. This feature allows the converter to respond to
other system voltage outages immediately.
Static Operation
After the start sequence, the output voltage will be regulated
to the value set by the VID inputs per Table 1. The entire VID
table is presented in the intel IMVP-6 specification. The
ISL6262 will control the no-load output voltage to an
accuracy of ±0.5% over the range of 0.75V to 1.5V.
A fully-differential amplifier implements core voltage sensing
for precise voltage control at the microprocessor die. The
inputs to the amplifier are the VSEN and RTN pins.
As the load current increases from zero, the output voltage
will droop from the VID table value by an amount
proportional to current to achieve the IMVP-6 load line. The
ISL6262 provides for current to be measured using either
resistors in series with the channel inductors as shown in the
application circuit of Figure 27, or using the intrinsic series
VID6
FIGURE 28. SOFT-START WAVEFORMS USING A 20nF SOFT
TABLE 1. TRUNCATED VID TABLE FOR INTEL IMVP-6
0
0
0
0
0
0
0
1
1
V
VR_ON
SOFT & VO
CLK_EN#
DD
PGD_IN
IMVP-6 PGOOD
100µs
VID5
0
0
0
0
0
1
1
1
1
SPECIFICATION
CAPACITOR
VID4
0
0
0
1
1
1
1
0
1
2mV/µs
VID3
0
0
0
0
1
0
1
0
1
10mV/µs
20µs
VBOOT
VID2
6.8ms
0
0
1
0
1
1
0
0
1
VID1
0
0
0
0
0
0
1
0
1
VID COMMANDED
VOLTAGE
VID0 VOUT (V)
0
1
1
1
0
1
1
0
1
1.5000
1.4875
1.4375
1.2875
1.15
0.8375
0.7625
0.3000
0.0000
May 15, 2006
FN9199.2