IC PWR SUPPLY DDR 28-TQFN

MAX8632ETI+T

Manufacturer Part NumberMAX8632ETI+T
DescriptionIC PWR SUPPLY DDR 28-TQFN
ManufacturerMaxim Integrated Products
MAX8632ETI+T datasheet
 


Specifications of MAX8632ETI+T

ApplicationsController, DDRVoltage - Input2 ~ 28 V
Number Of Outputs1Voltage - Output1.8V, 2.5V, 0.7 ~ 5.5 V
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case28-TQFN Exposed PadOutput Voltage1.8 V, 2.5 V, 0.7 V to 5.5 V
Output Current15 AInput Voltage2 V to 28 V
Mounting StyleSMD/SMTMaximum Operating Temperature+ 85 C
Minimum Operating Temperature- 40 CLead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Page 10/29

Download datasheet (822Kb)Embed
PrevNext
Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards
PIN
NAME
11
PGND2
Power Ground for VTT and VTTR. Connect PGND2 externally to the underside of the exposed pad.
12
VTT
Termination Power-Supply Output. Connect VTT to VTTS to regulate to V
Power-Supply Input Voltage for VTT and VTTR. Normally connected to the output of the buck regulator
13
VTTI
for DDR application.
14
REFIN
External Reference Input. This is used to regulate the VTT and VTTR outputs to V
Feedback Input for Buck Output. Connect to AV
output. For an adjustable output (0.7V to 5.5V), connect FB to a resistive divider from the output
15
FB
voltage. FB regulates to +0.7V.
Output-Voltage Sense Connection. Connect to the positive terminal of the buck output filter capacitor.
OUT senses the output voltage to determine the on-time for the high-side switching MOSFET (Q1 in
16
OUT
Figure 8). OUT also serves as the buck output’s feedback input in fixed-output modes. When discharge
mode is enabled by OVP/UVP, the output capacitor is discharged through an internal 10Ω resistor
connected between OUT and GND. OUT also acts as the input to the VTT and VTTR UVLO detector.
Input-Voltage Sense Connection. Connect to input power source. V
17
V
IN
time one-shot timer. IN voltage range is from 2V to 28V.
18
DH
High-Side Gate-Driver Output. Swings from LX to BST. DH is low when in shutdown or UVLO.
External Inductor Connection. Connect LX to the input side of the inductor. LX is used for both current
19
LX
limit and the return supply of the DH driver.
Boost Flying-Capacitor Connection. Connect to an external capacitor and diode according to Figure 8.
20
BST
See the Boost-Supply Diode and Capacitor Selection (Buck) section.
21
DL
Synchronous-Rectifier Gate-Driver Output. Swings from PGND to V
Supply Input for the DL Gate Drive. Connect to the +4.5V to +5.5V system supply voltage. Bypass to
22
V
DD
PGND1 with a 1µF (min) ceramic capacitor.
23
PGND1
Power Ground for Buck Controller. Connect PGND1 externally to the low-side FET’s source.
24
GND
Analog Ground for Both Buck and LDO. Connect GND externally to the underside of the exposed pad.
Pulse-Skipping Control Input. Connect to AV
SKIP
25
enable pulse-skipping operation.
Analog Supply Input for Both Buck and LDO. Connect to the +4.5V to +5.5V system supply voltage
26
AV
DD
with a series 10Ω resistor. Bypass to GND with a 1µF or greater ceramic capacitor.
Shutdown Control Input. Use to control buck output. A rising edge on SHDN clears the overvoltage-
SHDN
27
and undervoltage-protection fault latches (see Tables 2 and 3). Connect to AV
28
TP0
This is a test pin. Must connect to GND externally.
Exposed pad. The exposed pad must be star-connected to GND and PGND2. See Special Layout
EP
Considerations for LDO Section for more details.
10
______________________________________________________________________________________
Pin Description (continued)
FUNCTION
/ 2.
REFIN
REFIN
for a +1.8V fixed output or to GND for a +2.5V fixed
DD
is used only to set the PWM’s on-
IN
.
DD
for low-noise, forced-PWM mode. Connect to GND to
DD
for normal operation.
DD
/ 2.