IC CTRLR PWM 1PHASE SO-8

L6726A

Manufacturer Part NumberL6726A
DescriptionIC CTRLR PWM 1PHASE SO-8
ManufacturerSTMicroelectronics
TypeStep-Down (Buck)
L6726A datasheet
 


Specifications of L6726A

Internal Switch(s)NoSynchronous RectifierNo
Number Of Outputs1Voltage - OutputAdj to 0.8V
Frequency - Switching270kHzVoltage - Input1.5 ~ 12 V
Operating Temperature-20°C ~ 85°CMounting TypeSurface Mount
Package / Case8-SOIC (3.9mm Width)Output Current1.5 A
Input Voltage4.1 V to 13.2 VOperating Temperature Range- 40 C to + 150 C
Mounting StyleSMD/SMTFor Use With497-9046 - BOARD EVAL BASED ON L6726A497-6364 - BOARD DEMO FOR TS4995EIJT497-6259 - BOARD EVAL 1PH STPDN CONV L6726A
Lead Free Status / RoHS StatusLead free / RoHS CompliantCurrent - Output-
Power - Output-  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
Page 14/35

Download datasheet (987Kb)Embed
PrevNext
Protections
Figure 6.
OC threshold setting procedure timings (top) and waveforms (bottom)
UVLO Th
VCC
PWM ramp
bottom edge
Enable Th
COMP
700mV
LGATE
7.3
Undervoltage lock out
In order to avoid anomalous behaviors of the device when the supply voltage is too low to
support its internal rails, UVLO is provided: the device will start up when VCC reaches
UVLO upper threshold and will shutdown when VCC drops below UVLO lower threshold.
The 4.1 V maximum UVLO upper threshold allows L6726A to be supplied from 5 V and 12 V
busses in or-ing diode configuration.
Figure 7.
OCP trip, default threshold, LS: STD38NH02L (left) UVLO turn off (right)
14/35
R
connected
OCSET
UVLO Th
PWM ramp
bottom edge
Enable Th
700mV
5.5ms - 6.5ms
t
Setting Procedure
DELAY
Doc ID 12754 Rev 4
L6726A
R
not connected
OCSET
VCC
COMP
LGATE
t
Setting Procedure
DELAY